• You can log in to your eeworld account to continue watching:
  • UART serial communication program design
  • Login
  • Duration:32 minutes and 0 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

How many 51 cores can be placed in an FPGA and how to cascade them
How many 51 cores can be placed in an FPGA and how to cascade them
jjjiao123 FPGA/CPLD
What is the problem with the output voltage drop of the boost circuit made by 494 after loading?
The boost circuit made by 494 is a typical boost circuit. The input voltage is 20V and the output voltage is 50V. Now the output is stable at 50.4V when no load is applied. With a 200 ohm load, the ou
dadodo Power technology
Solution to MSP430 Program Runaway
[color=#000][font=Verdana, monospace][size=13px]1. There is an infinite loop in the interrupt or main function. The phenomenon is that the program stops somewhere. [/size][/font][/color] [color=#000][
fish001 Microcontroller MCU
[Experimental Project] Would you like to have a sneak peek at the MSP430FR5969
Contains the following experiments Lab_1A_Getting_Started Lab_2A_ADC12_B Lab_2B_ADC12_B_LowPower Lab_3_MPU_RunTime
Sur TI Technology Forum
[RVB2601 Creative Application Development] Introduction and use of RVB2601 WiFi networking to obtain weather information
Portal for previous serialized articles of the project:[Flathead RVB2601 Creative Application Development] Introduction and use of KV components of RVB2601[Flathead RVB2601 Creative Application Develo
小默叔叔 XuanTie RISC-V Activity Zone
[Last day] Prize-winning evaluation: Evaluate the domestic 1.3 yuan CH554 MCU evaluation board and win an Ethernet analyzer
{:1_102:}The application deadline is March 20 (today). Attention to those who have not applied yet, attention! [size=5][color=#ff0000][url=https://en.eeworld.com/bbs/thread-619367-1-1.html]>>>Click he
nmg MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号