• You can log in to your eeworld account to continue watching:
  • RTC clock experiment download verification
  • Login
  • Duration:29 minutes and 59 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

[FPGA entry to actual combat] Calling Quartus II's ipcore, using matlab to generate Rom initialization file; source code...
[FPGA entry to actual combat] ex_6: Calling Quartus II's ipcore and using matlab to generate Rom initialization file; Students who do not understand the knowledge points in the video can ask questions
尤老师 FPGA/CPLD
European semiconductor manufacturers recruit senior FAE-Shanghai.Shenzhen, please visit for details
Senior FAE Scope Responsible for providing advanced product and system level knowledge relevant for the applications ams are targeting. Working closely with the business units, sales teams, distributo
kitty118 Recruitment
Finding the Right "Goldilocks" Voltage Reference for Your Application
[color=#000] You need a voltage reference, but you’re not sure how to choose the best one for your application. Then you’ve come to the right place! In this blog post, I’ll discuss some key voltage re
maylove Analogue and Mixed Signal
TJA1020 LIN Transceiver Application Guide
LIN Local Interconnect Network is a low-speed, maximum 20 kBaud, Class A serial bus protocol. LIN sub-buses can be used for modules such as seats, doors, roof, control panels, steering wheels, etc. It
rain Analog electronics
[Repost] Discover Schottky diodes in life
[align=left][color=rgb(25, 25, 25)][font="]Our lives are full of technological products, such as televisions, refrigerators, computers, cars, solar street lights, etc. You have seen so many technologi
皇华Ameya360 Power technology
For a 4-layer board, is it possible to lay ground on all 4 layers?
I have drawn a 4-layer board. Can I lay ground on all 4 layers? From the top layer to the bottom layer, they are Signal1, GND, Power, and Signal2 respectively, but the power layer has a thick power li
小小金 PCB Design

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号