• You can log in to your eeworld account to continue watching:
  • UART serial communication program design
  • Login
  • Duration:32 minutes and 29 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

About the development of ST's 8032 core microcontroller uPSD3234A-40u
Regarding the development of uPSd3234 chip, I use an 80pin chip with external memory interface, and it also has main Flash and secondary Flash inside. I use Keil to develop. I configure P1 and P3 acco
jianqiang89 51mcu
fpga AS download is successful, but FPGA configuration is unsuccessful upon power on
I need help from you guys: I can successfully download to EPCS4 via USB cable, the download bar on QII shows 100%. However, loading the configuration from EPCS4 is still unsuccessful when powering on.
kf_nyh FPGA/CPLD
I burned a stmf103 minimum board today
I used stm32 to send pwm to A3947 to control the stepper motor. I didn't use optocoupler isolation. I directly connected the GND of the microcontroller to the GND of the DC 24V, because I needed to us
vincent.liu stm32/stm8
Who can analyze the possible questions for this year’s higher vocational exams?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:34[/i] Temperature controlled motor?
wytopkk Electronics Design Contest
【Show samples】+ Receive samples+ Application process
TI sample application is that simple. It is very smooth to fill it out step by step. The process is as follows: First, feel the forum activity [size=14px][url=https://en.eeworld.com/bbs/thread-442742-
ou513 TI Technology Forum
How to solve the problem of many warnings like this in Keil C compilation? ? ? function "Gpio_Set" declared implicitly
source\App_Rtc8025.c(32): warning: #223-D: function "I2CWrite" declared implicitly source\App_Rtc8025.c(46): warning: #223-D: function "I2CRead" declared implicitly compiling App_24lc256.c.. . source\
hy.rf Embedded System

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号