• You can log in to your eeworld account to continue watching:
  • HDMI color bar display experiment download verification
  • Login
  • Duration:22 minutes and 6 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

SSDs Maintain Data Integrity: Read Retry
Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2
白丁 FPGA/CPLD
Seeking the test standard for constant pressure audio broadcasting
[font=楷体, 楷体_GB2312][size=6][color=#2e8b57][b]I would like to obtain a copy of the test standard for constant-pressure audio broadcasting, UIC-568 "Railway Passenger Car Audio Equipment"[/b][/color][/
shaorc Analog electronics
10:1 Bus LVDS Serializer and Deserializer IC with Dual Test Access Mode
National Semiconductor Corp. has announced the introduction of 10:1 bus low-voltage differential signaling (LVDS) serializer and deserializer chips with dual test access modes. The two chips, model SC
rain Test/Measurement
A Brief Discussion on Electrolytic Capacitors for Power Supply Filtering
Capacitors are widely used in audio components, such as filtering, anti-cross-coupling, high-frequency compensation, and DC feedback. However, if we break it down by function, manufacturing materials,
Arson Power technology
Comparison between fixed-point dsp and floating-point dsp
[size=4] This may be helpful for entry-level DSP developers. This article focuses on the comparison between fixed-point DSP and floating-point DSP, and mainly analyzes from three aspects. Thanks to th
fish001 DSP and ARM Processors
FPGA_100 Days Journey_Frequency Meter Design
FPGA_100 Days Journey_Frequency Meter Design
zxopenljx EE_FPGA Learning Park

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号