• You can log in to your eeworld account to continue watching:
  • Venus V2 development board resource introduction
  • Login
  • Duration:22 minutes and 58 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

Please help me look at this AD conversion program based on STC15W408AS
[color=#252525][size=14px]I use 74HC595, serial conversion and output to the digital tube, but it can't output normally. Can you please help me look at the program and give me some suggestions on how
菁华如风 51mcu
Discussion on PMOS used as freewheeling protection circuit (waiting for experts)
Waiting for an expert to show me this circuit. I want to make a freewheeling protection circuit. The circuit diagram is as followsBut the problem now is that when the load power exceeds the preset pow
某某人 Analog electronics
Quartus simulation problem
Warning (10631): VHDL Process Statement warning at rams.vhd(35): inferring latch(es) for signal or variable "dout", which holds its previous value in one or more paths through the process Warning (106
huzi741 FPGA/CPLD
Proteus 7.06.04 and Keil v3 joint debugging error
http://www.programfan.com/blog/article.asp?id=17946 I followed the tutorial here step by step. I also installed the vdmagdi.exe patch. But it is wrong.
lilizhen329 Embedded System
6253CPU calibration standard
Has anyone encountered the problem that the 6253 CPU cannot be received for a while and the ADC test value is 0 for a while?
420420 MCU
Analog electronics experiment questions, please answer
1. In the negative feedback experiment, what type of feedback was used? After adding negative feedback, Av becomes _______. Ri becomes _______. Ro becomes _______. BW0.7 Change_______. 2. When using t
frankyhbyb Analog electronics

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号