• You can log in to your eeworld account to continue watching:
  • RGB LCD color bar display experimental program design
  • Login
  • Duration:25 minutes and 42 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

Pocket Experiment Platform for MSP430G2553
There is a place to insert a TF card. Is there any limitation on the TF card in the Pocket Experiment Platform G2? I remember hearing that the memory should be less than 128M?
HMK Microcontroller MCU
VGA display ping-pong operation
When doing VGA, data is first cached in SDRAM and then read out to VGA. I have seen many devices use ping-pong design, which divides the BANK in SDRAM and performs read and write operations separately
HAORUIMIN EE_FPGA Learning Park
Urgent, help, please help me analyze the circuit, I am confused
The first picture says that it is a core oscillator on the upper left, and the two switches on the lower right are LTC6943. I don't understand what they are. The second picture is an example of this L
电路小学徒 Analog electronics
A Verilog HDL Implementation of CAM Based on Shift Register
[b]Abstract[/b]: A scheme for designing CAM using Verilog HDL. The scheme is based on shift registers. The implemented CAN has the characteristics of reconfigurable word length, easy expansion, and fa
maker FPGA/CPLD
The national competition topic has been released. Have you chosen your topic yet?
The national competition topic has been released. Have you chosen your topic yet? Reference topics for the 2019 TI Cup National Undergraduate Electronic Design CompetitionCome and vote!
okhxyyo Electronics Design Contest
Eagle opens .brd and reports an error
When I open the PCB file with Eagle, an error message appears. I don't know why?
suoma PCB Design

Recommended Content

Hot VideosMore

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号