logo Training

The first issue of FPGA design of ZYNQ video, the leader of punctual atoms

Total of 125 lessons ,2 days and 5 hours and 58 minutes and 11 seconds
Profile

Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Chapters
Unfold

You Might Like

Recommended Posts

Circuit Fault Diagnosis Based on Virtual Instrument (Master's Thesis of Dalian University of Technology)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:34[/i] Fault diagnosis of analog circuits has always been very necessary and meaningful, and has become a hot research topic. There are many
clark Electronics Design Contest
Urgent question: VHDL error when compiling top-level circuit diagram?
错误如下:Tri-state node must be driven by a TRI buffer, but is driven by primitive ROM代码如下: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY MODE_CONTROL IS PORT(FZ,FC:IN STD_LOGIC;DIN:IN STD_LOGIC_VECTO
妖刀村正 Embedded System
Sending and receiving data via the printer's USB port is rewarded!
I need to make an interface to communicate with the USB port of a zebra printer to receive and send data. The function is relatively simple, but the full source code is required. The remuneration is b
snowie Embedded System
Training Materials
[i=s] This post was last edited by paulhyde on 2014-9-15 09:16 [/i] I forgot where I found this
ailover2001 Electronics Design Contest
UPS power supply testing, acceptance and use
[size=4][color=#ff0000][b]Foreword: [/b][/color][/size] [size=4]The application of UPS power supply in weak current engineering is very important, especially the use of security system. How to detect
木犯001号 Power technology
BlueNRG-1 electronic ID card communication
I want to make an electronic ID card based on BlueNRG-1. I want to send and upload identity data to and from Android. The number of electronic ID cards can be supported to be around 100, all online at
MiHu ST - Low Power RF
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号