• You can log in to your eeworld account to continue watching:
  • ADDA experimental program design
  • Login
  • Duration:28 minutes and 48 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

This UCos
This uCOS has hit me hard. I could barely use it before, but it's getting more and more annoying. Porting a GUI makes me laugh and cry~~~ I have to work harder~~~
Yehhon Real-time operating system RTOS
Experts please come in, find the greatest common divisor VHDL language program!
VHDL language program to find the greatest common divisor! Urgent, thank you!!
matin FPGA/CPLD
Ask simple questions
Can an FPGA be made into two unrelated blocks, such as a NIOS core and a combinational logic circuit. Can the two exist at the same time? If so, do they have to share a common clock?
cafppla FPGA/CPLD
STM32F107VC Golden Dragon Development Board Chapter 10 Golden Dragon 107 - SD Card (SPI)
Chapter 10 Golden Dragon 107——SD card (SPI) [/font][font=Times New Roman] SPI card (SPI) [/font][font=Times New Roman] [/font][/size][/font][/color][color=rgb(255, 0, 255)][/color][/b] [color=rgb(255,
旺宝电子 stm32/stm8
TI's top 10 RS-485 design tips
[align=left]Do you often come across this question: Are there some tips or tricks to know when designing with RS-485? [/align][align=left]The following is a comprehensive and comprehensive list of imp
maylove Analogue and Mixed Signal
Vcom of a fully differential amplifier
As the title says, Vcom is only related to the output and is the common-mode voltage of the output. Is this parameter the input range of a single-ended signal or the input range after averaging the si
呜呼哀哉 Analog electronics

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号