• You can log in to your eeworld account to continue watching:
  • OV5640 camera register configuration
  • Login
  • Duration:32 minutes and 7 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

[Download] 1000 Examples of Electronic Design
Circuit design reference software produced by National Semiconductor, USA, with schematic diagrams and simple instructions for National Semiconductor chip applications. It is an excellent reference fo
SuperStar515 MCU
What should I do if I have a colleague who is nagging and incompetent?
I have been working for less than a year, and the colleague sitting next to me looks about 40 years old. There are only two people in the company who are responsible for high-speed design, him and me.
lingking Talking
32-bit butterfly pipeline design, including simulation
Self-made gadgets, beginner
xuzhangyun 51mcu
The reason why a pair of ground capacitors are connected on both sides of the MCU crystal
Many MCU developers do not understand why a capacitor to ground is required on both sides of the MCU crystal, because this capacitor can sometimes be removed. After referring to many books, I found th
可乐zzZ MCU
Hiring embedded software engineer
Headhunter position [Shenzhen] Job responsibilities: 1. Participate in the development of new products, understand hardware design, schematic design, PCB Layout, and solve hardware-related problems in
ff318421749 Recruitment
Definition and function of the middle segment in DSP program
The target file generated by TI's compiler is a modular ELF format file. Code and data are organized in the form of segments in the ELF file. An ELF segment occupies a continuous block of code or data
火辣西米秀 DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号