NAND Flash Driver-EEWORLD

Collect

Makefile

1 KERN_DIR = /work/system/linux-2.6.22.6
2
3 all:
4         make -C $(KERN_DIR) M=`pwd` modules
5
6 clean:
7         make -C $(KERN_DIR) M=`pwd` modules clean
8         rm -rf modules.order
9
10 obj-m        += nand_drv.o

debug

pc-linux:

//Format tool

tar xjf mtd-utils-05.07.23.tar.bz2

cd mtd-utils-05.07.23/util

Modify Makefile:

#CROSS=arm-linux-

Change to

CROSS=arm-linux-

make

cp flash_erase flash_eraseall /work/nfs_root/fs_mini/bin/

//Format tool-----end

board-uboot：

nfs 30000000 192.168.0.103:/work/nfs_root/uImage_f

//Use NFS as the root file system

set bootargs console=ttySAC0 root=/dev/nfs nfsroot=192.168.0.103:/work/nfs_root/fs_mini ip=192.168.0.33:192.168.0.103:192.168.0.1:255.255.255.0::eth0:off

bootm 30000000

board-linux：

insmod nand_drv.ko

flash_eraseall /dev/mtd3 // yaffs // format

mount -t yaffs /dev/mtdblock3 /mnt //挂接

[1] [2]

Keywords：NAND Reference address：NAND Flash Driver

Previous article：Interrupts and exceptions
Next article：NOR Flash Driver

Recommended ReadingLatest update time:2024-11-15 01:47

s3c2440 bare metal - resistive touch screen - 1 - resistive touch screen principle

1. Principle of resistive touch screen The touch screen consists of two transparent layers stacked one above the other, generally covering the surface of the LCD. The two transparent layers are composed of a uniform resistive medium, as shown in the figure below. When the pressure on the

[Microcontroller]

s3c2440 bare metal experiment (5) ----IIS

1.IIS:Inter-IC Sound, developed by Philips, supports IIS bus data format and MSB-justified data format. The interface uses DMA mode to access FIFO data instead of interrupts, and can receive and send data at the same time. 2.IIS: There are four data lines, IISDO, IISDI, IISSCLK, and IISLRCK; note that IIS is only re

[Microcontroller]

Transplantation of u-boot based on S3C2440

1 Introduction to Bootloader and u-boot Bootloader code is a piece of code executed before the chip enters the operating system after reset. It is mainly used to complete the transition from hardware startup to operating system startup, thereby providing a basic operating environment for the operating system, such as

[Microcontroller]

How to write the interrupt vector of s3c2440 bare metal (2)

Let’s first explain the LDR pseudo-instruction. The LDR pseudo-instruction reads a 32-bit constant or an address value into a register. Syntax format LDR{cond} register,={expr|label-expr} The symbols and parameters are explained as follows: ●cond is an optional instruction execution condition. ●register is the target

[Microcontroller]

s3c2440 -- Marquee C+ assembly code

/*led_asm_c.c*/ #define rGPFCON (*(volatile unsigned *)0x56000050) //Port F control #define rGPFDAT (*(volatile unsigned *)0x56000054) //Port F data #define rGPFUP (*(volatile unsigned *)0x56000058) //Pull-up control F //GPFCON 8 port extern int delay(int time); /*Declare assembly function*/ int main() { /*Set GPFCO

[Microcontroller]

System clock of s3c2440

The following content is from "ARM processor bare metal development practice - mechanism rather than strategy", taking the s3c2440 development board as an example The system clock is the heart of the entire circuit. Generally speaking, there are four main clocks related to the s3c2440 processor: Fin, FCLK, HCLK an

[Microcontroller]

wince 6 s3c2440 io port opearation

Declare to IO port volatile IOPreg *s2440IOP = (IOPreg *)IOP_BASE; IOPreg and IOP_BASE defined here:s2440.h #define IOP_BASE 0xB1600000 // 0x56000000 typedef struct { unsigned int rGPACON; // 00 unsigned int rGPADAT; un

[Microcontroller]

GPIO in S3C2440

1. Brief introduction of S3C2440GPIO GPIO stands for General-purpose input/output. In addition to being used as input and output, these pins can also be configured with other functions, such as I2C, UART, etc., which is actually the idea of pin multiplexing. All these pins are mainly controlled by

[Microcontroller]

Popular Resources
Popular amplifiers