• Duration:22 minutes and 20 seconds
  • Date:2024/09/02
  • Uploader:宋元浩
Introduction
keywords: SoC
SoC Design Laboratory

Course Overview:
This course is designed to equip participants with the skills and knowledge required to become full-stack IC designers, capable of handling all development stages from front-end design to system debugging and embedded programming. After completing the course, participants will have the skills and knowledge to design SoC chips from concept to production, and achieve the following learning objectives:
1. Learn Verilog and HLS design implementation on FPGA and ASIC;
2. Implement IP and integrate it into SoC design;
3. Implement SoC design and verify it in FPGA;

This course is based on Google Open-Source Silicon Program, and the experiment uses Efabless Caravel Harness SoC. In this course, we will use Caravel SoC Harness and Caravel SoC FPGA verification platform.

Course Content:
Design Method
1. Introduction to HLS and Tools
2. Verilog & Logic Design
3. Caravel SoC
4. Processor
5. Memory
6. Peripheral
7. Embedded Programming
8. SoC - Interconnect
9. Static Timing Analysis
10. Synthesis & Optimization
11. Verification & Simulation

Design Process Tools
1. Tools – Tcl, Perl, Makefile
2. FPGA Flow -Xilinx Vivado
3. Simulator
4. Synthesis
5. Timing Analysis
6. Verification MethodologyExperiment

1.
Vivado Tool Installation
2. HLS - FIR Filter (AXI Master, AXI Stream)
3. Caravel SoC Simulation
4. Caravel SoC FPGA
5. SoC Design Labs: Interrupt, User RAM, UART, SDRAM
6. Workload Optimized SoC (WLOS) Baseline
7. Final Project
Unfold ↓

You Might Like

Recommended Posts

Video optical transceivers have entered the era of multi-service optical transmission platforms
At present, the annual growth rate of the optical transceiver market has reached 50%, and with the continuous decline in the price of optical cables and the continuous increase in the price of coaxial
gzgq Industrial Control Electronics
STM32 serial port 2 sends data correctly but receives data incorrectly interrupt mode
/* Includes ------------------------------------------------------------------*/ #include "main.h" #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f) /****************************Type function******
yhb105 stm32/stm8
How to measure power consumption of BLE (Most Popular Application Report)
[b][i][color=#0000ff][size=3]Measuring Bluetooth Low Energy Power Consumption[/size][/color][/i][/b] By Sandeep Kamath & Joakim Lindh[size=5][/size][b][color=#0000ff]Table of Contents[/color][/b]KEYWO
绿茶 RF/Wirelessly
Please help me see if the data sent by USART is correct
I configured USART into synchronous mode, and kept sending 0xf8 in while. The waveform of RX is like this. Is the data correct?// USART1 in synchro-modeusart_init_struct.USART_BaudRate = USART_BR;usar
天天 stm32/stm8
protel99SE and protel2004
Can I import the PCB package in 99SE into protel2004? How to import it? Thank you!
chenxp2010 PCB Design
TPYBoard Get MicroPython Prompt
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]loktar[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and ind
loktar DIY/Open Source Hardware

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号