• Duration:2 hours and 59 minutes and 18 seconds
  • Date:2024/09/02
  • Uploader:宋元浩
Introduction
keywords: SoC
SoC Design Laboratory

Course Overview:
This course is designed to equip participants with the skills and knowledge required to become full-stack IC designers, capable of handling all development stages from front-end design to system debugging and embedded programming. After completing the course, participants will have the skills and knowledge to design SoC chips from concept to production, and achieve the following learning objectives:
1. Learn Verilog and HLS design implementation on FPGA and ASIC;
2. Implement IP and integrate it into SoC design;
3. Implement SoC design and verify it in FPGA;

This course is based on Google Open-Source Silicon Program, and the experiment uses Efabless Caravel Harness SoC. In this course, we will use Caravel SoC Harness and Caravel SoC FPGA verification platform.

Course Content:
Design Method
1. Introduction to HLS and Tools
2. Verilog & Logic Design
3. Caravel SoC
4. Processor
5. Memory
6. Peripheral
7. Embedded Programming
8. SoC - Interconnect
9. Static Timing Analysis
10. Synthesis & Optimization
11. Verification & Simulation

Design Process Tools
1. Tools – Tcl, Perl, Makefile
2. FPGA Flow -Xilinx Vivado
3. Simulator
4. Synthesis
5. Timing Analysis
6. Verification MethodologyExperiment

1.
Vivado Tool Installation
2. HLS - FIR Filter (AXI Master, AXI Stream)
3. Caravel SoC Simulation
4. Caravel SoC FPGA
5. SoC Design Labs: Interrupt, User RAM, UART, SDRAM
6. Workload Optimized SoC (WLOS) Baseline
7. Final Project
Unfold ↓

You Might Like

Recommended Posts

Seek help from FIR!!!
I wrote a FIR program with 16th order low pass window function direct type (12 bit coefficient), 10 bit AD acquisition input and 10 bit DA (truncated) output. The output waveform is abnormal[/font][im
hzj8562924 FPGA/CPLD
How do you understand this program? Thank you
#if !defined (USE_STM3210B_EVAL) && !defined (USE_STM3210E_EVAL) //#define USE_STM3210B_EVAL #define USE_STM3210E_EVAL #endif How to understand this program? Thank you?
onewu stm32/stm8
LPC1500 experience + driving P10 LED panel
[i=s]This post was last edited by digitaltek on 2014-8-10 09:24[/i] Many of the monochrome LED panels used in advertising are composed of P10 panels. The size of a single P10 panel is 16*32. If you wa
digitaltek NXP MCU
Edge Processing
[size=2]How much do you know about the high-performance computing market? How much do you know about the real-time performance of DSP? How do you understand edge survival? Quickly download the attachm
德仪DSP新天地 DSP and ARM Processors
Mitsubishi PLC software download
Mitsubishi Electric official website, software download, you need to register and log in before you can download. Free of charge! Mitsubishi full range of PLC programming software: GX Developerhttp://
sankyo_feng Industrial Control Electronics
Has anyone worked on the function of playing ground signals under WinCE?
Has anyone worked on the function of playing ground signals under WinCE?
gyl52114 Embedded System

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号