• You can log in to your eeworld account to continue watching:
  • Technology Mapping—Minimum Cost Covering
  • Login
  • Duration:16 minutes and 8 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer:  a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design.  Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.

Recommended Background:

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Elementary knowledge of RC linear circuits (at the level of an introductory physics class).

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

Help: The program reports the following problem when building
As the title says:error: switch section (0x1ff78) spans page boundaryI have a question for you. The 5509A chip I use only has 260k+ RAM. Does that mean the program cannot be larger than 260K?Also, my
zhutaime Analogue and Mixed Signal
"TPA311x Audio Amplifier POP Noise Analysis and Control"
Welcome to download and share
德州仪器 Analogue and Mixed Signal
Three relays control two motors through a single chip microcomputer
I want to use three relays and a single chip microcomputer to control the forward and reverse rotation of two motors and start and stop. Is it possible? Please help!
一处沙丘 MCU
[Help] Can any experts help me to see why the interrupt cannot be entered?
The port settings are as follows:TACTL=TASSEL_2+TACLR+MC_2+TAIE;CCTL1=CCIS_0+CM0+CAP+CCIE;The interrupt settings are as follows:#pragma vector=TIMERA1_VECTOR__interrupt void TimerA(){switch(TAIV){case
damy Microcontroller MCU
Using the TM4C1230H6PM chip, I burned two programs in the flash and found that I could not jump from one application to another...
I am using the TivaWare BootLoader user's guide --SW-TM4C-BOOTLDR-UG-2.0.1.11577. The platform hardware is the TM4c1230H6PM processor and the development environment is Keil. [/color][/align][align=le
shark Microcontroller MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号