• You can log in to your eeworld account to continue watching:
  • Two Tools Tutorial
  • Login
  • Duration:4 minutes and 2 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer:  a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design.  Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.

Recommended Background:

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Elementary knowledge of RC linear circuits (at the level of an introductory physics class).

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

AC-DC adapter reference design with TI's latest UCC28780 chip and Type-C interface
TI's UCC28780 is a high-frequency active clamp flyback controller with fully and partially zero-voltage switching (ZVS) primary FETs with adaptive control, programmable timing for external Si or GaN F
alan000345 Analogue and Mixed Signal
An article explains the function and principle of Via hole
As shown in the figure, what is the role and principle of adding a ground via hole near the via hole of the routing? The vias of the PCB board can be classified into the following types according to t
随和的雏菊 PCB Design
Verilog implementation of dct (Part 2)
Verilog implementation of dct (Part 2)
247153481 FPGA/CPLD
Questions about bridge oscillator circuit
I'm working on a gadget recently that simulates the synthesis process of a square wave. I want to use a bridge oscillator circuit to generate a sine wave and then process and superimpose it to synthes
小小白 Analog electronics
PWM principle and code implementation of STM32 breathing light
Generating PWM Waves Using Timers PWM stands for Pulse Width Modulation. By controlling the duty cycle of high-frequency signals, the eye acts as a low-pass filter to control brightness. By changing t
可乐zzZ stm32/stm8
AVR-JTAG emulator production
AVR-JTAG emulator production, available and upgradeable! ~~! ~!
ou513 Microchip MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号