• You can log in to your eeworld account to continue watching:
  • Maze Routing_ Non-Uniform Grid Costs
  • Login
  • Duration:14 minutes and 57 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer:  a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design.  Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.

Recommended Background:

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Elementary knowledge of RC linear circuits (at the level of an introductory physics class).

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

ADC driver writing in WINCE
May I ask, what is the writing process of ADC driver under WINCE? ? ?
fsadfsfsf WindowsCE
Why is my prompt not defined?
The code is as follows: module top; wire[15:0] number; wire[3:0] conut; number_gen ng(number); bit_count bc(number,count); endmodule module number_gen(number); output[15:0] number ; reg [15:0] number;
yealien FPGA/CPLD
About S3C2440 Soft Decoding H.264
I am a newbie, and I would like to ask you: (1) If Samsung's S3C2440 does not have a VPU, how can I use software decoding to decode H.264? (2) Does dshow in wince5.0 support software decoding of H.264
dsx_msp430 Embedded System
Quickly determine what functional circuit the operational amplifier is
I would like to ask you, a simple operational amplifier circuit can be quickly analyzed to be what kind of functional circuit it is through virtual short and virtual open circuit. If it is complex, it
zzw_rst Analog electronics
Please recommend a DSP development board for TMS320C6713
Hello everyone: I have never learned DSP, but I have the basics of single-chip microcomputer and ARM. Now my tutor has a project that uses TMS320C6713 DSP. I need to find a simple development board to
xiahouzuoxin DSP and ARM Processors
FPGA interface learning
I want to learn about FPGA interfaces recently, starting with RS232, then SPI, IIC, USB, etc. I want to ask you, is there any official reference material to provide reference? After all, I write it my
luooove FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号