logo Training

VLSI CADII-Design

Total of 34 lessons ,9 hours and 41 minutes and 41 seconds
Profile

A modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer:  a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design.  Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.

Recommended Background:

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Elementary knowledge of RC linear circuits (at the level of an introductory physics class).

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Chapters
Unfold

You Might Like

Recommended Posts

Thank you for being there + thank you for persisting
Thank myself for being able to persist in studying and working every day.
hk386 Talking
Embedded OTA air download technology
1 Introduction1.1 Concept OTA: Over-the-Air Technology, which is the technology of air download.OTA upgrade: the upgrade of firmware or software is realized through OTA. As long as the upgrade is achi
Jacktang Embedded System
Altera IP Core User Manual
Altera IP Core User Manual
雷北城 FPGA/CPLD
How to use xilinx primitives.pdf
How to use xilinx primitives.pdf
zxopenljx EE_FPGA Learning Park
【RPi PICO】Use SPI to drive WS2812
In addition to using PIO, you can also use SPI to drive WS2812. The usage is as follows:First copy the following program to the development board: [hide] class NeoPixel:buf_bytes = (0x11, 0x13, 0x31,
dcexpert MicroPython Open Source section
NB-LOT Learning
What is NB-lot? NB-IoT, or Narrow Band-Internet of Things, has the characteristics of low cost, low power consumption, and wide coverage (cellular network). It is positioned in the carrier-grade, low-
Aguilera RF/Wirelessly
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号