• You can log in to your eeworld account to continue watching:
  • Application principle of TLV5618 DAC with SPI interface
  • Login
  • Duration:38 minutes and 23 seconds
  • Date:2019/12/09
  • Uploader:JFET
Introduction
keywords: FPGA ModelSim UDP quartusii

This set of courses is a recorded course of Xiaomei’s field training class in 2019. It is rich in content, high in knowledge, and carefully edited, so the viewing experience is good.

The course content is arranged as follows:

Basic solidification stage (Lessons 1 to 21).

This stage mainly uses some simple examples of theoretical background knowledge as the basis for course development, allowing students to start with basic lighting and understand step by step how Verilog designs FPGA digital logic. Common methods and techniques. A few seemingly inadvertent experiments, according to the arrangement of our course content, you will find that by doing it, you will have mastered the core of the linear sequence machine and the design and use of the state machine. Everything was so natural, but it came naturally. Not only did I understand the principles and methods, but I also realized the advantages of these design methods and mastered the skills of using these design methods.

At the same time, this stage is also a debugging ability development stage. Through these not-too-difficult experiments and courses, students can gradually learn and practice how to use modelsim to simulate the designed code and how to debug it. In the eyes of many people, simulation is just a means to verify whether the results are correct. In fact, the greater role of simulation is to assist debugging. When the simulation results are not as expected, how to analyze the root cause of the problem and how to use simulation and debugging skills Find the problem.

System modeling stage (Lessons 22 to 42)

This stage uses simple but comprehensive examples to raise the issue of collaborative work between multiple modules, and how to design reasonable interfaces so that each module can correctly interact with Other modules communicate with each other and exchange data. When the system design encounters problems, how to analyze and debug them one by one.

The example strengthening stage (lessons 23 to 70)

starts from the implementation of I2C protocol, to the debugging of camera image collection and display system, to the implementation of simple image conversion algorithm, from the implementation of Gigabit Ethernet underlying protocol to the implementation of Ethernet image transmission. Organically combine protocols with strong practicability and rich knowledge points to realize a practical Ethernet image transmission system.

Applicable objects:

Suitable for undergraduates, graduate students, working students or engineers in electronic information, communications, mechanical electronics and other related majors. It is emphasized that it must be a group with the purpose of self-study.

Unsuitable people:

1. People who are in a hurry and want to get things done quickly in a few days. (Maybe there is such an expert in the world who can help you learn FPGA quickly in a few days, but at least Xiaomei does not have this ability)

2. People who just watch the videos and think that they can learn it, and are unwilling to practice according to the course arrangements. (The course shares knowledge and experience, but developing FPGA requires the ability to write code, verify and debug. How to transform knowledge and experience into abilities? There is no shortcut, just practice! Practice! Practice! Practice!) 3.

Endurance Poor: Those who are unwilling to persevere when encountering difficulties, unwilling to study, and unwilling to make breakthroughs. (FPGA learning inherently has a bottleneck period for breakthroughs. This bottleneck period is very difficult. Often a small project may take several days to debug, even rewrite, and self-study. It inherently lacks the necessary external constraints. If there are no more Perseverance, without the courage to challenge difficulties, it will be really difficult to learn).

4. Project requirements: I found that some of our series of tutorials just meet the project requirements. (This type of user has a strong purpose in learning, and only cares about what he needs, and has no time to take into account a lot of basic content and foreshadowing. As a result, he did not learn the previous ones and could not keep up with many subsequent knowledge points, which are related to other projects. (You can’t digest the lessons)

The master leads you in. It depends on the individual’s practice. When we hold on-site training classes, all the content we teach is recorded in the video. When you watch the video for self-study and participate in our offline training classes, you will hear and see exactly the same content. The trainees are in a centralized environment and study intensively within a concentrated period of time without any distractions. So after 7 weeks, everyone has learned and can write and debug code independently. The most difficult thing about offline self-study is persistence and concentration. Therefore, whether you can learn it depends not on how good the tutorial is, but on the determination and perseverance of the learner.

I hope everyone will study hard and ask questions if you have any.


Unfold ↓

You Might Like

Recommended Posts

Find TI, NXP, ALTERA, XILINX, ST, Microchip factory stock chips
At present, overseas factories have started operations, and a large number of foreign trade chip orders have appeared in the market (mainly purchasing imported chips), resulting in a shortage of chips
dongfanghanke Buy&Sell
Record the use of TM1668 driver
I am new to single-chip microcomputers. Here is a record of using TM1668 to drive a common anode LED patch.#include "config.h"void Send_Data(unsigned char datas); unsigned char getConmergeSegs(unsigne
yleer3407 51mcu
Newbie help, ESP8266 program problem
[i=s]This post was last edited by Zhuanzhuan on 2022-3-29 20:24[/i]When the board is connected to uPyCraft_V1.1, Download the program and run it normally. After disconnecting, resetting and restarting
转转丶 MicroPython Open Source section
GaN Applications in RF and Electronics
GaN is an extremely stable compound, a hard material with a high melting point of 1700°C. At the same time, GaN has a high electron density and electron speed, and its high ionization degree is also t
qwqwqw2088 Analogue and Mixed Signal
CC2530 Basic Experiment 1 I/O Experiment Code
Code#include "ioCC2530.h" //reference CC2530 header file /**************************************************************Function name: delayFunction: software delayInput parameter: time--delay loop ex
fish001 Wireless Connectivity
Qorvo Online Design Conference - Wi-Fi Architecture and Future Development of Wi-Fi Standards
This webinar explores the common architecture of today's Wi-Fi products and the features they support, including the hardware requirements from Wi-Fi 4 (802.11n) to the latest Wi-Fi 6 (802.11ax). This
兰博 RF/Wirelessly

推荐文章

AMD推出第二代Versal Premium系列产品:首款PCIe 6.0和CXL 3.1的SoC FPGA 2024年11月14日
这几年,AMD一直大力推进Versal系列产品。面向不同应用,Versal家族共有AI Core、AI Edge、AI RF、Prime、Premium、HBM六个系列。其中,Versal Premium自适应平台作为前几年全球带宽最高的 SoC FPGA产品,备受行业关注。 日前, AMD再次更新 Versal Premium产线,推出 第二代Versal Premiu...
AMD 宣布推出第二代 Versal Premium 系列,实现全新系统加速水平,满足数据密集型工作负载需 2024年11月14日
2024 年 11 月 12 日,加利福尼亚州圣克拉拉 —— AMD ( 超威,纳斯达克股票代码: AMD )今日宣布推出 第二代 AMD Versal™ Premium 系列,这款自适应 SoC 平台 旨在面向各种工作负载 提供 最高水平系统加速。 第二代 Versal Premium 系列 将成为 FPGA 行业 首款 在硬 IP 中 采用...
用FPGA解决高频交易时延问题:AMD推出Alveo UL3422金融专用加速卡 2024年11月13日
在竞争日益激烈的高频交易 (HFT) 世界中,速度是永远的优势。对金融行业来说,无论是在银行业、支付、保险业,还是资本市场,都需要处理很多并行数据进行即时的交易。尤其对于高频交易来说,任何一个延时都是致命的。 想要做好高频交易,基础设施至关重要。有那么一种器件,就天然契合高频交易的特点,它就是FPGA。 日前,AMD正式发布了的新一代Alveo UL3422加速卡,便...
AMD 推出第二代 Versal Premium 系列:FPGA 行业首发支持 CXL 3.1 和 PCIe Gen 6 2024年11月13日
科技媒体 techpowerup 昨日(11 月 12 日)发布博文,报道称 AMD 宣布第二代 Versal Premium 系列自适应 SoC 平台,将成为 FPGA 行业首款在硬 IP 中采用 CXL3.1 与 PCIe Gen6 并支持 LPDDR5 存储器的器件。 高速数据访问与处理 第二代 Versal Premium 系列自适应 SoC 平台通过支持业界最快的主...

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号