• You can log in to your eeworld account to continue watching:
  • Camera register initialization experimental task
  • Login
  • Duration:12 minutes and 47 seconds
  • Date:2019/12/09
  • Uploader:JFET
Introduction
keywords: FPGA ModelSim UDP quartusii

This set of courses is a recorded course of Xiaomei’s field training class in 2019. It is rich in content, high in knowledge, and carefully edited, so the viewing experience is good.

The course content is arranged as follows:

Basic solidification stage (Lessons 1 to 21).

This stage mainly uses some simple examples of theoretical background knowledge as the basis for course development, allowing students to start with basic lighting and understand step by step how Verilog designs FPGA digital logic. Common methods and techniques. A few seemingly inadvertent experiments, according to the arrangement of our course content, you will find that by doing it, you will have mastered the core of the linear sequence machine and the design and use of the state machine. Everything was so natural, but it came naturally. Not only did I understand the principles and methods, but I also realized the advantages of these design methods and mastered the skills of using these design methods.

At the same time, this stage is also a debugging ability development stage. Through these not-too-difficult experiments and courses, students can gradually learn and practice how to use modelsim to simulate the designed code and how to debug it. In the eyes of many people, simulation is just a means to verify whether the results are correct. In fact, the greater role of simulation is to assist debugging. When the simulation results are not as expected, how to analyze the root cause of the problem and how to use simulation and debugging skills Find the problem.

System modeling stage (Lessons 22 to 42)

This stage uses simple but comprehensive examples to raise the issue of collaborative work between multiple modules, and how to design reasonable interfaces so that each module can correctly interact with Other modules communicate with each other and exchange data. When the system design encounters problems, how to analyze and debug them one by one.

The example strengthening stage (lessons 23 to 70)

starts from the implementation of I2C protocol, to the debugging of camera image collection and display system, to the implementation of simple image conversion algorithm, from the implementation of Gigabit Ethernet underlying protocol to the implementation of Ethernet image transmission. Organically combine protocols with strong practicability and rich knowledge points to realize a practical Ethernet image transmission system.

Applicable objects:

Suitable for undergraduates, graduate students, working students or engineers in electronic information, communications, mechanical electronics and other related majors. It is emphasized that it must be a group with the purpose of self-study.

Unsuitable people:

1. People who are in a hurry and want to get things done quickly in a few days. (Maybe there is such an expert in the world who can help you learn FPGA quickly in a few days, but at least Xiaomei does not have this ability)

2. People who just watch the videos and think that they can learn it, and are unwilling to practice according to the course arrangements. (The course shares knowledge and experience, but developing FPGA requires the ability to write code, verify and debug. How to transform knowledge and experience into abilities? There is no shortcut, just practice! Practice! Practice! Practice!) 3.

Endurance Poor: Those who are unwilling to persevere when encountering difficulties, unwilling to study, and unwilling to make breakthroughs. (FPGA learning inherently has a bottleneck period for breakthroughs. This bottleneck period is very difficult. Often a small project may take several days to debug, even rewrite, and self-study. It inherently lacks the necessary external constraints. If there are no more Perseverance, without the courage to challenge difficulties, it will be really difficult to learn).

4. Project requirements: I found that some of our series of tutorials just meet the project requirements. (This type of user has a strong purpose in learning, and only cares about what he needs, and has no time to take into account a lot of basic content and foreshadowing. As a result, he did not learn the previous ones and could not keep up with many subsequent knowledge points, which are related to other projects. (You can’t digest the lessons)

The master leads you in. It depends on the individual’s practice. When we hold on-site training classes, all the content we teach is recorded in the video. When you watch the video for self-study and participate in our offline training classes, you will hear and see exactly the same content. The trainees are in a centralized environment and study intensively within a concentrated period of time without any distractions. So after 7 weeks, everyone has learned and can write and debug code independently. The most difficult thing about offline self-study is persistence and concentration. Therefore, whether you can learn it depends not on how good the tutorial is, but on the determination and perseverance of the learner.

I hope everyone will study hard and ask questions if you have any.


Unfold ↓

You Might Like

Recommended Posts

ST Motor Review_bygyp1
[url=home.php?mod=space&uid=646064]@gyp1[/url] [ST Motor Evaluation] Evaluation Preliminary Preparation (Software Configuration) [url=https://en.eeworld.com/bbs/thread-647187-1-1.html]https://bbs.eewo
okhxyyo stm32/stm8
SAMD21I18
/****************************************** ′D÷′¥ ·¢2aê μ¥ú£oSTC89C52 2¨ìê£o9600 ********************************** *******/ #include unsigned char date; #define uchar unsigned char #define uint unsig
调色板的快乐 Microchip MCU
Please advise how to use the peripheral pins of HPS
I have just come across the concept of HPS of DE1_SOC. Now I want to release UART_TX and UART_RX bound to HPS and use them directly as inputs to FPGA with as little effort as possible. All previous at
噫吁戏 Altera SoC
The world's first Japanese Lexus ES will be equipped with electronic exterior mirrors
Recently, Lexus officially announced that it will provide electronic exterior mirrors for the new generation Lexus ES in Japan. Lexus ES has become the world's first mass-produced model equipped with
tlyl18108837711 Integrated technical exchanges
How to write a 32-bit array into FIFO in 8-bit increments?
I want to write a 32-bit array into FIFO, but I can only write 8 bits at a time, which means it needs 4 clock cycles. However, I get an error every time I program. Here is my program idea, which is a
hms2006 FPGA/CPLD
NXPLPC1768 BMW development board library function version basic routines, previously provided the register version
[backcolor=rgb(222, 240, 251)][size=14px]NXPLPC1768 BMW development board library function version basic routine, previously provided the register version[/size][/backcolor]
sszztt NXP MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号