ACM Semiconductor Equipment Launches 18-Cavity Single Wafer Cleaning System for Advanced Memory Applications

Publisher:心语乐章Latest update time:2020-06-28 Source: 爱集微Keywords:Memory Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

ACM Semiconductor Equipment (NASDAQ:ACMR), a leading equipment supplier in wafer cleaning technology for advanced semiconductor devices, recently released the Ultra C VI single wafer cleaning equipment, which is the latest product to join the Ultra C cleaning series. The Ultra C VI is designed for high-throughput cleaning of dynamic random access memory (DRAM) and 3D NAND flash wafers to achieve a shortened production cycle of storage products. This new product is based on ACM's mature multi-chamber technology and further expands the cleaning equipment product line. The Ultra C VI system is equipped with 18 single-wafer cleaning chambers, which increases the number of chambers and production capacity by 50% compared to ACM's existing 12-chamber Ultra CV system, while the equipment width remains unchanged and the equipment length is slightly increased.

"Memory products continue to increase in complexity, but there are still strict requirements for production output," said Dr. Hui Wang, Chairman of ACM. "As cleaning processes take longer or more complex drying techniques are used, adding cleaning chambers can effectively solve production capacity issues, allowing advanced memory device manufacturers to maintain or even shorten product production cycles. Our 18-chamber cleaning system will be a powerful tool to solve such problems. The Ultra C VI balances the number of chambers, achieving high throughput (wafer-per-hour) while taking into account the matching of factory automation capabilities, while also avoiding the pressure of equipment downtime due to too many chambers."

The Ultra C VI can perform single wafer cleaning for advanced DRAM products down to the 1y node and below and advanced 3D NAND products with 128 layers and above. The equipment can be used for a variety of front-end and back-end processes, such as polymer removal, mid-line tungsten or back-end copper process cleaning, pre-deposition cleaning, post-etch and post-chemical mechanical polishing (CMP) cleaning, deep trench cleaning and RCA standard cleaning, depending on the application and the chemistry involved.

A variety of chemical combinations can be used in the cleaning process, including standard cleaning (SC1, SC2), hydrofluoric acid (HF), ozone deionized water (DI-O3), dilute sulfuric acid and hydrogen peroxide mixture (DSP, DSP +), organic solvents or other process chemicals. Up to two of the chemicals can be recycled to save costs. The equipment can also use optional physical assisted cleaning methods, such as two-fluid nitrogen atomized water cleaning or Shengmei's proprietary spatial alternating phase shift (SAPS) and time-induced cavitation oscillation (TEBO) megasonic cleaning technology. Optional isopropyl alcohol (IPA) drying function is applied to graphics with high aspect ratios. In addition, because the equipment is consistent with the width of Shengmei's existing equipment, it helps to improve the space utilization of the wafer fab and further reduce costs.

ACM plans to deliver the Ultra C VI to a leading storage manufacturer for evaluation and validation in early Q3 2020.

Visit us at SEMICON China booth E5223 to learn more about our complete cleaning solutions, including our latest Ultra C VI system. The show will be held at the Shanghai New International Expo Center from June 27 to 29, 2020. You can also contact the relevant person in charge of the following regions for more information.


Keywords:Memory Reference address:ACM Semiconductor Equipment Launches 18-Cavity Single Wafer Cleaning System for Advanced Memory Applications

Previous article:Apple announced that it will develop its own Mac processors and design a SoC series for this purpose
Next article:Apple's biggest "winner" in chip replacement

Recommended ReadingLatest update time:2024-11-15 19:35

The Use of Macros and the Establishment of Structured Memory Tables in AMR
span style="font-size:18px;" MACRO   $HandlerLabel HANDLER $HandleLabel      $HandlerLabel       sub sp,sp,#4 ;decrement sp(to store jump address)       stmfd sp!,{r0} ;PUSH the work register to stack(lr does't push because it return to original address)       ldr r0,=$HandleLabel;load the address of HandleXXX
[Microcontroller]
Samsung accounts for 49% of the smartphone memory market
Strategy Analytics said Samsung accounted for almost half of the $11.4 billion smartphone memory market in the first quarter of 2021. According to SA's report, Samsung topped the smartphone memory market in the first quarter of 2021. Samsung, Hynix and Micron accounted for more than 80% of the revenue share in smart
[Mobile phone portable]
ARM memory boundary alignment and sizeof problem
By default, in a 32-bit CPU, gcc aligns structures to four bytes.   typedef struct pack{   char a;   int b;   short c;   }pack;   For the Pack structure, by default on the arm/386 platform (not tried on other platforms), sizeof(pack)=12, and the solution process is as follows:   sizeof(char)=1;   The n
[Microcontroller]
JZ2440 bare metal development and analysis: Memory controller 1 memory interface concept
JZ2440 internal structure: The CPU writes values ​​to external registers, causing the external registers to emit different waveforms to control corresponding devices. From this, we will propose how different registers are selected inside the chip, so a memory controller is introduced inside the chip. The CPU sends
[Microcontroller]
JZ2440 bare metal development and analysis: Memory controller 1 memory interface concept
Series 4: Maximizing memory usage while maintaining waveform details
I tell you, there is no need to compromise. Debugging and validating complex systems presents many test technology challenges, including capturing and visualizing multiple infrequent or intermittent events, such as serial data packets, laser pulses, and fault signals. In order to accurately measure and characterize
[Test Measurement]
Series 4: Maximizing memory usage while maintaining waveform details
New test: Chrome uses more than 10 times the RAM of Safari on macOS Big Sur
According to a test conducted by Flotato creator Morten Just, Google Chrome uses more than 10 times more RAM than Safari on macOS Big Sur under normal and light web browsing scenarios. In a blog post, Just outlined his testing of the two browsers on the latest version of macOS. The first test was conducted on a virt
[Mobile phone portable]
New test: Chrome uses more than 10 times the RAM of Safari on macOS Big Sur
[Self-study 51 MCU] 10 -- PWM introduction, 51 MCU RAM area division
1. PWM Introduction PWM (Pulse Width Modulation), also known as pulse width modulation in Chinese, can use digital signals to achieve the effect of an analog signal. Pulse width modulation is to change the pulse width to achieve different effects. See Figure 10-1 for three groups of pulse signals. It is a waveform w
[Microcontroller]
[Self-study 51 MCU] 10 -- PWM introduction, 51 MCU RAM area division
Power Design Tip 41: DDR Memory Power Supply
The power consumption of CMOS logic systems is primarily a function of clock frequency, input capacitance of each gate in the system, and supply voltage. As device features have decreased in size, the supply voltage has also decreased, greatly reducing power consumption at the gate level. These low voltage devices hav
[Power Management]
Power Design Tip 41: DDR Memory Power Supply
Latest Mobile phone portable Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号