• You can log in to your eeworld account to continue watching:
  • System Design-Three-Level Analysis II-2
  • Login
  • Duration:4 minutes and 28 seconds
  • Date:2017/07/21
  • Uploader:老白菜
Introduction
The architecture of the Internet of Things is mainly divided into three layers:
1. Perception layer (Sensors and Sensor networks),
2. Network layer (3G/4G/5G communication network),
3. Application layer (cloud services for various applications).
Perception layer Mainly discusses various wired or wireless sensors (such as temperature, humidity, brightness, gyroscope, three-axis accelerometer, heartbeat, blood pressure, pulse, etc.) and how to construct sensor networks to transmit the data collected by the sensors It is a very challenging task for sensors to achieve low power consumption (high battery life), low cost, small size, long wireless transmission distance, etc. The network layer mainly discusses how to use existing wireless or wired networks to Effectively transmit the collected data, such as using existing 3G/4G wireless transmission technology, or future 5G wireless transmission technology, etc. The application layer mainly explores how various application fields use the results of big data analysis to provide feedback and Control sensors or controller adjustments, etc. Overall, the Internet of Things is a living ecosystem. Sensors collect data and transmit it back to the cloud processing center through mobile phones or other device networks. After analysis, the control information is It is passed back to the controller for various fine or delicate controls.
Unfold ↓

You Might Like

Recommended Posts

Show off the Jingdong E-card exchanged with E-coin
[i=s]This post was last edited by yjtyjt on 2019-9-17 20:36[/i]Showing off the Jingdong E-card exchanged with E-coins. I liked some of the coins and exchanged them for a 400 yuan E-card on Jingdong. W
yjtyjt Talking
Series shift register question
[i=s]This post was last edited by elec32156 on 2020-4-19 16:33[/i]The figure shows 74HC165 shift registers, which are connected in series. One is 8 bits, and two can achieve 16-bit data output (ultima
elec32156 MCU
Master's thesis
Based on Lyapunov stability theorem
lorant FPGA/CPLD
PMOS Circuit Analysis
[i=s]This post was last edited by elec32156 on 2020-2-18 10:54[/i]As shown in the following PMOS switch circuit, there are some unclear points during the switching process: 1) After the transistor is
elec32156 Analog electronics
[Problem Feedback] Anlu TangDynasty ChipWatcher is out of sync with the main IDE
The problem is that if ChipWatcher is turned on, modify the code, generate the bitstream, and then it will prompt you to download the bitstream. At this time, the bitstream has been downloaded, so jus
littleshrimp FPGA/CPLD
CCS 7.4.0 imports routines of PDK_c667x_2_0_9
The latest Processor SDK released by C6678 provides source code, RTSC configuration file (.cfg) and a CCS project creation script, but does not directly provide a CCS project. For example, the file st
灞波儿奔 DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号