The accessibility of RISC-V is sparking a revolution, allowing developers to design processors that fit specific requirements thanks to its open architecture. Fraunhofer IPMS has extensive RISC-V expertise for research projects and is actively developing related products.
RISC-V was designed to emphasize energy efficiency in addition to the computing power of new designs. This enables small, energy-efficient and high-performance processors. Because the instruction set architecture (ISA) is freely available, companies can design, customize and implement RISC-V processors.
Fraunhofer IPMS also develops processor IP based on the open RISC-V ISA. EMSA5 is a 32-bit processor with a five-stage pipeline, used for functional safety applications in embedded systems and automotive fields. The IP core has passed the ASIL D certification of ISO 26262.
The expertise of the Fraunhofer IPMS development team regarding the RISC-V ecosystem is also used and further developed in research projects.
The overall goal of the BMBF-funded TRISTAN project is to expand and industrialize the European RISC-V ecosystem. To this end, the ecosystem will be expanded with industrial-quality basic components that can be used in SoC designs in various application areas (e.g. automotive, industrial, etc.). The approach includes electronic design automation (EDA) tools and the entire software stack. This would provide an independent and open alternative to commercial (mainly non-European) solutions and strengthen Europe’s technological sovereignty.
In this project, Fraunhofer IPMS will develop an open source trace module for embedded RISC-V processors according to appropriate specifications together with other partners. The trace IP will be integrated into the demonstrator along with the RISC-V processor EMSA5 and TSN-enabled Ethernet endpoint IP to demonstrate fault-free tracing when user applications on the processor simultaneously use the interface.
As part of the OCTOPUS funding program, the joint project ImaB-Edge is developing an electronic system of distributed sensors for permanently monitoring the condition of infrastructure building structures to ensure energy savings and predictive maintenance. As a result, the project helps ensure the safety of the infrastructure and saves maintenance costs.
The main task of Fraunhofer IPMS is to design an energy-efficient, flexible, scalable and high-performance computing cluster composed of multiple RISC-V processors. The EDGE gateway acts as an always-on sensor edge module, performs self-sufficient data collection, and serves as a central interface for operators. Using artificial intelligence, aims to provide the latest prior knowledge. The findings are also combined with historical data. In addition, the EDGE gateway will enable the integration of expert knowledge into sensor systems.
Previous article:Nanochip participated in the PCIM Asia exhibition to comprehensively display optical storage and charging, industrial control and automotive electronic product solutions
Next article:Promoting the integrated development of intelligent and connected vehicles, the first event of Mouser Electronics’ 2023 Technology Innovation Week is coming
- Popular Resources
- Popular amplifiers
- Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
- The US asked TSMC to restrict the export of high-end chips, and the Ministry of Commerce responded
- ASML predicts that its revenue in 2030 will exceed 457 billion yuan! Gross profit margin 56-60%
- ASML provides update on market opportunities at 2024 Investor Day
- It is reported that memory manufacturers are considering using flux-free bonding for HBM4 to further reduce the gap between layers
- Intel China officially releases 2023-2024 Corporate Social Responsibility Report
- Mouser Electronics and Analog Devices Launch New E-Book
- AMD launches second-generation Versal Premium series: FPGA industry's first to support CXL 3.1 and PCIe Gen 6
- SEMI: Global silicon wafer shipment area increased by 6.8% year-on-year and 5.9% month-on-month in 2024Q3
- LED chemical incompatibility test to see which chemicals LEDs can be used with
- Application of ARM9 hardware coprocessor on WinCE embedded motherboard
- What are the key points for selecting rotor flowmeter?
- LM317 high power charger circuit
- A brief analysis of Embest's application and development of embedded medical devices
- Single-phase RC protection circuit
- stm32 PVD programmable voltage monitor
- Introduction and measurement of edge trigger and level trigger of 51 single chip microcomputer
- Improved design of Linux system software shell protection technology
- What to do if the ABB robot protection device stops
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- The United States and Japan are developing new batteries. CATL faces challenges? How should China's new energy battery industry respond?
- Murata launches high-precision 6-axis inertial sensor for automobiles
- Ford patents pre-charge alarm to help save costs and respond to emergencies
- New real-time microcontroller system from Texas Instruments enables smarter processing in automotive and industrial applications
- Sandia Labs develops battery failure early warning technology to detect battery failures faster
- How to use high-speed ADC and DAC with FPGA.pdf
- Lisp Badge (uList Badge)
- UART1 idle interrupt exception occurs when STM32F407VE replaces STM32F429VI
- C++ inheritance important understanding
- [SC8905 EVM Evaluation] + Use of the setting tool SC9805tool
- [IDE] Does IAR have a function module similar to Keil's RTE?
- FPGA Learning Experience
- The best NUCLEO-G474RE has arrived
- I don't know if it counts as a benefit. LIS3DHTR
- What to do if the Quartus II driver is incompatible with the laptop blue screen?