• You can log in to your eeworld account to continue watching:
  • Multilevel Logic_ Role of Kernels and Co-Kernels in Factoring
  • Login
  • Duration:14 minutes and 49 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

Microchip's MPLAB Xpress evaluation board with cloud IDE support is out
Microchip's MPLAB Xpress evaluation board with cloud IDE support is out, now $10 with free shipping (need coupon code). This may be Microchip's cheapest development board.The development board comes w
dcexpert Microchip MCU
Learn Analog + Notes on Chapter 67 of "Operational Amplifier Noise Optimization Handbook"
[i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] The following are some key knowledge points from Chapters 67 of the book. [b] Five rules of thumb in worst-case noise analysis and de
lonerzf Analogue and Mixed Signal
[Repost]TI WiFi FAQ
1. How to choose the right WiFi solution for you? TI has two types of WiFi solutions, one is WiLink, the other is SimpleLink. WiLink is mainly for some high-speed WiFi applications, such as tablets, c
dontium RF/Wirelessly
Questions about addresses and memory
I want to ask about the address and memory. If my address bus is 16 bits, then the address range is 64K, but 1K=1024B, 1B=8bit, which means 16-bit binary code should be 8K. Or is it that the memory al
LcCode MCU
Please help me analyze these two circuits
The information says it is a Butterworth filter, but I can't find the algorithm for their cutoff frequency~~ Please help me analyze it~~~
lx_csu Microcontroller MCU
F2812 Address verification failed when downloading the program Data verification failed at address 0x857...
[i=s]This post was last edited by 夜尽天明jhui on 2014-6-4 09:22[/i] [align=left][color=#000]I encountered a problem when downloading the program. Please help! The problem description is as follows: Chip
夜尽天明jhui DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号