• You can log in to your eeworld account to continue watching:
  • Boolean Constraint Propagation (BCP) for SAT
  • Login
  • Duration:17 minutes and 56 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

XMC4800 Review (Part 3) -- USB Multiplexing Device CDC+HID
[i=s] This post was last edited by RCSN on 2019-1-6 14:29 [/i] [font=宋体][size=4] The author saw that the onboard emulator has a virtual serial port, and thought it was connected to the serial port of
RCSN Industrial Control Electronics
Inventory of common oscilloscope probes and technical features
There are hundreds or even thousands of different oscilloscope probes on the market. One of the technical indicators of oscilloscope probes is frequency characteristics. It is convenient to classify p
newtontest DIY/Open Source Hardware
Use a magnifying glass to take a picture of the development board
Nowadays, the system integration is getting higher and higher, and the components used are getting smaller and smaller. Sometimes it is difficult to see the components and layout on the PCB clearly. A
dcexpert stm32/stm8
【Community Lecture Hall】Introduction to Microwave Monolithic Integrated Circuits
[b][font=Arial][size=14pt]1[/size][/font][/b][b][font=宋体][size=14pt]. [/size][/font][/b][b][font=Arial][size=14pt]Introduction of MMIC[/size][/font][/b][b][font=宋体][size=14pt][/size][/font][/b] [b][fo
随心 RF/Wirelessly
I have some problems with the schematic and PCB of 6432. I hope you can give me some advice.
Attached is the schematic diagram and PCB of 6432 that I drew, but the network part is not working. I hope you can help me take a look. Also regarding the network interface, can you help me see what m
vampiretc Microcontroller MCU
IIC delay size problem
[size=5]As shown in the picture, I saw that the time requirement in the IIC protocol is greater than 4us[/size] [size=5]Why can the program in Zhengdian Atom be 2us, even so, this program actually run
44444444444444 stm32/stm8

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号