• You can log in to your eeworld account to continue watching:
  • BDD Sharing
  • Login
  • Duration:17 minutes and 0 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

【McQueen Trial】 Main components of McQueen
Because DFRobot did not provide much information about McQueen, I simply analyzed the main components. The front and back of McQueen [img]http://wiki.dfrobot.com.cn/images/3/3b/%E9%BA%A6%E6%98%863.0%E
dcexpert MicroPython Open Source section
A brief explanation of CDN basic principles and configuration instructions on Alibaba Cloud
CDN conceptCDN is the abbreviation of Content Delivery Network, which is a virtual distributed network built on the carrier network, which can intelligently cache the source site content (including va
Aguilera RF/Wirelessly
E22-400TBL-01 LoRa module test version + 02 initial test
I took advantage of my spare time to try to see the data transmission and reception of E22-400TBL-01. E22-400T22S_UserManual_CN_V2.7 on the EBYTE website explains that the module has four modes, and t
chg0823 RF/Wirelessly
Why? The 32768 in MSP430F2001 does not oscillate
The internal clock of MSP430 is configured, but the 32768 in it does not oscillate because there are devices connected to the outside of xin/xout. I would like to ask how to use the 32768 clock when t
火辣西米秀 Microcontroller MCU
About the IP address routing of the WiFi module
What is the IP address of the WiFi module? IP is the abbreviation of Internet Protocol, which means "protocol for interconnection between networks", that is, a protocol designed for computer networks
Jacktang RF/Wirelessly
DSP2812 code is blocked by compiler problem
[size=4]Recently, a colleague wrote a program with more than 2000 lines. All the codes were placed in one file. The length of the .text segment was 0x20a0, which exceeded 8k. So he had to block part o
Aguilera DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号