• You can log in to your eeworld account to continue watching:
  • Level Logic_ Details for One Step_ Expand
  • Login
  • Duration:20 minutes and 33 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

CE Database
{ MessageBox(_T("Failed to open or create a new data volume"));
天凉好个秋 Embedded System
A novice asks for help regarding low power consumption
I recently learned about low power consumption of MSP430F149, but I don't quite understand it. In what situations can low power consumption mode be used? For example, can low power consumption be used
王一天 Microcontroller MCU
Issues during GPRS migration: Is PPP necessary?
I have just entered this industry and am a little unfamiliar with GPRS. When I tested it before, I used a PC to connect to the mobile phone module and dialed up with PPP, and was able to access the In
ljz1023 Embedded System
How to switch between Chinese and English in Alitum Designer
If you are using Altium Designer, is your interface in English or Chinese? Do you need to switch between Chinese and English menus for your convenience? Compared with some other software, Altium Desig
okhxyyo PCB Design
Beaglebone peripheral circuit ee_fpga_cape debugging record (Part 7) - ADS826
[size=5]Today I finished soldering the ADC circuit, and everything is working fine after debugging. I was relieved. [/size] [size=5]ADS826 is still easy to use. As long as you give it a clk, it will c
chenzhufly DSP and ARM Processors
Under VMware virtual vxworks, when configuring make CPU=PENTIUM tool=gnu ln97xend.o cannot be generated, please help!
When using vmvare for virtual configuration, follow the steps to (2) and locate the C:\tornado2.2\target\src\drv\end directory, and run: make CPU=PENTIUM tool=gnu ln97xend.o In this step, I cannot gen
sulaoshi Real-time operating system RTOS

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号