• You can log in to your eeworld account to continue watching:
  • Level Logic_ The Reduce-Expand-Irredundant Optimization Loop
  • Login
  • Duration:13 minutes and 6 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

FPGA a lighting program hehe ask for advice
module sw_led(clk, rst,led0, led1);inputclk;inputrst;outputled0;outputled1;wireled0;wire led1;reg[1 :0] led;assign{led0,led1} = led;always @ ( posedge clk or negedge rst)begin if(!rst)//led = 2'b10;//
sasinop FPGA/CPLD
Share programming routines: MSP430 MCU UART_FIFO send and receive
MSP430 MCU UART_FIFO Send and Receive [/size] [size=3][color=#252525][color=#252525][font=Tahoma,]For a detailed explanation of this program, you can download the e-book and click on the picture above
Jacktang Microcontroller MCU
When do you celebrate your Little New Year?
[font=微软雅黑][size=3]I wish you all a happy Little New Year and a happy New Year! I used to only know that the 23rd day of the twelfth lunar month was the Little New Year. It was not until recent years
eric_wang Talking
Load management and load switch design and implementation in power supplies
[b]Introduction[/b] In recent years, many small and exquisite portable electronic products have been developed, such as mobile phones, digital cameras, MP3, MP4, PDA, GPS and DVD. They are not only sm
寒江雪e Power technology
Are the network initialization processes and executed codes of bootrom and vxWorks the same?
As the title says, my system is Tornado2.2_ppc vxWorks5.5 PowerPC405. When the system is booting, the bootrom can correctly load vxWorks through the network, but vxWorks hangs at the network initializ
alert4 Real-time operating system RTOS

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号