How to use logic analyzer to analyze digital signals?

Publisher:SparkleMagicLatest update time:2018-04-19 Source: ZLG-致远电子Keywords:logic analyzer Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Timing and protocol are two key points in digital system debugging, and they are also where logic analyzers can play their most valuable role. How can we use a logic analyzer to quickly complete wiring configuration and collect data? Here we take the IIC protocol as an example for a practical demonstration.


The logical relationship of the digital system is the key in the communication research and development process, which directly affects whether the entire equipment system can work normally.


Although oscilloscopes can also perform some digital signal analysis, they are limited by the number of channels (usually only 4 channels) and the storage depth (small). Logic analyzers can reach 34 channels, with a maximum recording depth of 2G, and combined with data compression algorithms, they greatly improve the efficiency of engineers' test timing analysis.


Below, we will take IIC as an example to share the logic analyzer test steps.


1. Preparation


The tests mainly include the object under test, logic analyzer, computer, and IIC protocol signal.


Use the standard power adapter to power the logic analyzer and press the power button. Connect the instrument to the PC with a USB cable, open the software, and check whether there is "Online" on the software interface. Connect the IIC protocol (amplitude 3.2V, frequency 50KHz), use the measurement line PODA A1 to SCL, A0 to SDA, and make sure the signal ground wire is connected.


2. IIC bus settings


1. Click on the bus name to modify the bus name. It is recommended not to have duplication.
2. The bus name should be related to the channel meaning.
3. Do not add the same bus, the software will filter them out.
4. Do not add a bus without a channel.
5. Delete useless buses in time to make it look more concise.


The setting effect is shown in Figure 1:
picture.png

Figure 1 IIC channel opening


3. IIC sampling parameter settings

1. Sampling mode: the difference between synchronous and asynchronous, the advantages of synchronous sampling;
2. Sampling frequency: the sampling frequency is generally set to 4~5 times of the measured signal. When protocol decoding is required, it needs to be more than 20 times. If the sampling rate is not enough, decoding errors will occur. Synchronous sampling should be used when the measured signal frequency is high;
3. Storage depth: channel multiplexing, segmented storage, compressed storage, recording mode (real-time storage);
4. Threshold voltage: generally set to 1/2 (MAX+MIN);
5. Filter setting: bus filtering, filtering the burr signal of one sampling cycle. Channel filtering, filtering 1~2 sampling cycles. Bus filtering and channel filtering are both hardware filtering.

The setting effect is shown in Figure 2:
picture.png
Figure 2 Parameter setting

IV. IIC trigger and decoding setting

1. Set the name to custom;
2. Input bus corresponds to the channel;
3. Set the address bit of the bus;

The setting effect is shown in Figure 3 and Figure 4:
picture.png
Figure 3 Trigger setting
picture.png
Figure 4 Property configuration

V. IIC decoding analysis results

Start to collect and store a section of data for analysis.

1. The data segment area reflects the waveform and results of the specific data analysis;
2. The waveform display setting can be used to adjust the waveform observation method;
3. The specific frame propagation content generated at different times can be observed through waveform zooming;
4. The timetable display area will logically analyze and transform the content of the entire data segment.

The test effect is shown in Figure 5:
picture.png
Figure 5 Decoding Analysis

VI. IIC Decoding Data Search

1. Search bus: IIC;
2. Start time: Ds, A, B;
3. End time: Dp, A, B;
4. Compare frame types: You can choose by yourself;
5. Data: You can enter the decimal, hexadecimal, and octal data of the corresponding frame type.
The setting effect is shown in Figure 6:
picture.png
Figure 6 Frame search attribute setting

VII. Accurate positioning of decoded data

After completing the setting, you can display it by searching for specific search types, and the effect is shown in Figure 7:
picture.png
Figure 7 Search result display

There are 68 search results in this search, and each search result can be observed by the following operations. The effect is shown in Figure 8:
picture.png
Figure 8 Search result data analysis

Zhiyuan Electronics Logic Analyzer has ultra-large capacity storage, intelligent filtering storage, high-fidelity uninterrupted real-time recording, efficient protocol analysis platform, trigger search diversification, flexible parameter measurement, and can locate specific waveform data when the system runs wrong. For digital circuit developers and testers, logic analyzers can use logic analyzers to perform precise state or timing analysis on circuits to detect and analyze errors in circuit design, so as to quickly locate and solve problems.

Keywords:logic analyzer Reference address:How to use logic analyzer to analyze digital signals?

Previous article:Trending and Tracking: Introducing Two Useful Oscilloscope Diagnostic Tools
Next article:Tips for using IE browser to access the oscilloscope

Latest Test Measurement Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号