Article count:4939 Read by:10325355

Featured Content
Account Entry

TSMC: Officially announced 2nm!

Latest update time:2022-06-17
    Reads:

On June 17, TSMC introduced information about future advanced processes at the 2022 Technology Seminar. The N3 process will be mass-produced in 2022, followed by N3E, N3P, N3X, etc. The N2 (2nm) process will be mass-produced in 2025.



TSMC first introduced the FINFLEX of N3, including 3-2 FIN, 2-2 FIN and 2-1 FIN configurations with the following features:


  • 3-2 FIN – Fastest clock rates and highest performance for the most demanding computing needs

  • 2-2 FIN – Efficient Performance, a good balance between performance, power efficiency and density

  • 2-1 FIN – Ultra-high efficiency, lowest power, lowest leakage, and highest density


TSMC said FINFLEX extends the product performance, power efficiency and density range of the 3nm series semiconductor technology, allowing chip designers to use the same design toolset to select the best options for each key functional block on the same chip.



As for N2, TSMC said that this is its first node to use gate-all-around transistors (GAAFET) instead of the current FinFET (fin field-effect transistor). The new manufacturing process will provide comprehensive performance and power advantages. At the same power consumption, N2 is 10~15% faster than N3E; at the same speed, power consumption is reduced by 25~30%. However, compared with N3E, N2 only increases chip density by about 10%.



The N2 process brings two important innovations: nanosheet transistors (TSMC calls them GAAFETs) and backside power rails. The channels of GAA nanosheet transistors are surrounded by gates on all four sides, which reduces leakage; in addition, their channels can be widened to increase drive current and improve performance, or narrowed to minimize power consumption and cost. In order to provide enough power to these nanosheet transistors, TSMC's N2 uses backside power rails, which TSMC believes is one of the best solutions to combat resistance in the back-end-of-line (BEOL).



IT Home learned that TSMC has positioned the N2 process for various mobile SoCs, high-performance CPUs and GPUs. The specific performance will have to wait until the subsequent tests are released to know.


Disclaimer

All information and charts published on this platform are for reference only. The publication of these documents does not constitute an invitation or intention to acquire, purchase, subscribe, sell or hold any shares. The profits and losses caused by investors' financial, securities and other investment projects based on the information, materials and charts provided by this website have nothing to do with this website. In addition to original works, the articles, pictures, videos and music used on this platform belong to the original rights holders. Due to objective reasons, there may be improper use, such as some articles or part of the quoted content of the articles failed to contact the original author in time, or the author's name and original source were marked incorrectly, etc., which is not a malicious infringement of the relevant rights of the original rights holder. Please understand the relevant rights holders and contact us for timely processing to jointly maintain a good network creation environment.



Shintsusha

- SemiWebs -


Focus on semiconductors, mobile communications and artificial intelligence

Please press and hold the QR code below to follow Xintongshe


Partners

If you miss it, you may
miss it for a lifetime. Why don’t you follow us?






 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号