IAR accelerates code quality automation with multi-architecture certified static analysis tool

Publisher:EE小广播Latest update time:2024-06-19 Source: EEWORLDKeywords:IAR Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Uppsala, Sweden, June 18, 2024 - IAR, a leading global provider of software solutions for embedded system development, is proud to announce the availability of the TÜV SÜD-certified C-STAT static analysis tool for the newly released IAR Embedded Workbench for RISC-V V3.30.2 functional safety version . The TÜV SÜD-certified C-STAT static analysis tool is fully integrated in IAR's various functional safety versions and is now available for Arm, RISC-V and Renesas RL78 architectures.


image.png


The TÜV SÜD certification ensures that the IAR C-STAT static analysis tool meets strict functional safety standards. The certification includes a comprehensive safety guide and a new IAR C-STAT static analysis compliance report detailing the supported standards and regulations.


“We are pleased to release the TÜV SÜD-certified C-STAT static analysis tool for the latest IAR Embedded Workbench for RISC-V Functional Safety Edition,” said Anders Holmberg, CTO at IAR . “With support for Arm, RISC-V and Renesas RL78 architectures, C-STAT accelerates code quality automation for multi-architecture projects. TÜV SÜD certification ensures that C-STAT meets strict safety standards, providing critical compliance and reliability information. By integrating static analysis into the CI workflow, our updated functional safety edition seamlessly enhances software quality and safety for a wide range of projects and architectures.”


The updated IAR functional safety versions all integrate the TÜV SÜD-certified C-STAT static analysis tool, which can detect potential errors and coding standard violations early in the development process through static analysis, thereby improving software quality and security, while ensuring compliance and saving valuable time and resources.


The latest IAR Embedded Workbench for RISC-V Functional Safety Edition also adds support for new RISC-V ISA extensions, including Zc (code reduction), Zk (encryption), Zfinx (floating point in integer registers) and CMO (cache management operations). It has an automatic compression assembler, optimized library functions and enhanced code generation capabilities, providing developers with efficient software development tools.


IAR supports modern development practices including continuous integration (CI) and automated builds, is available for platforms such as Linux (Ubuntu and Red Hat) and Windows, and the IAR toolchain can be seamlessly integrated into existing environments.


Automated software quality, functional safety, and information security are critical for embedded software. Certified tools like C-STAT static analysis can help developers deliver better software faster and ensure compliance and system integrity. Choosing a certified solution can save time and cost, allowing developers to focus on code and application functionality.


Keywords:IAR Reference address:IAR accelerates code quality automation with multi-architecture certified static analysis tool

Previous article:Heterogeneous R5 real-time system development notes-Mil based on domestic Xinchi D9360 commercial display board
Next article:Mir T527 series adds industrial computers and industrial machines, more industrial scene DEMO

Recommended ReadingLatest update time:2024-11-15 07:50

The open source chip foundation RISC-V has no plans to relocate for the time being
Securities Times e-company news: Recently, there have been market rumors that the world-renowned open source chip foundation RISC-V has decided to change its registered place from the United States to Switzerland. This is seen as the beginning of RISC-V's de-Americanization. On June 15, Allison DeLeo, senior vice pres
[Mobile phone portable]
IAR Systems is the first to support the Arm Cortex-M55 core with integrated AI technology
IAR Systems is the first to support the Arm Cortex-M55 core with integrated AI technology IAR Embedded Workbench now supports the latest Arm Cortex-M55 processor series, providing powerful tool support for continuous innovation in embedded applications Uppsala, Sweden, November 2021 – IAR Systems®, a leading gl
[Embedded]
IAR Systems is the first to support the Arm Cortex-M55 core with integrated AI technology
Precise delay in IAR software
Delay functions are often used when using microcontrollers, and 430 is no exception. Common forms are: void delay(unsigned int ms) { unsigned int i,j; for( i=0;i for(j=0;j } The above program segment can be used in situations where the delay accuracy is not high. But many times, accurate delay is required. In I
[Microcontroller]
Porting stm32f105 project to stm32f103 on IAR platform
Since stm32f105 and stm32f103 belong to the same series, there are few changes during porting. 1. Switch chip model 2. Select the startup file through comments in the stm32f10x.h file. 3. Pay attention to setting the debugging tool when performing hardware debugging.
[Microcontroller]
STM8-SO8-DISCO creates IAR template and the first project lights
Development environment:          IAR for STM8 V3.10.4 (this article mainly uses it)          STVD-STM8          Cosmic C   creates a project template:   1. Unzip en.stsw-stm8069.zip and enter the unzip directory en.stsw-stm8S069STM8S_StdPeriph_LibProjectSTM8S_StdPeriph_Template; delete the two folders RIDE and STVD
[Microcontroller]
STM8-SO8-DISCO creates IAR template and the first project lights
Efinix announces three RISC-V core processors
Efinix recently announced the launch of three software-defined RISC-V-based cores, namely Ruby, Jade and Opal. The three designs have been optimized for Efinix’s Trion family of FPGAs and offer compute and I/O capabilities from T8 to T120 devices. The soc is pre-configured with a RISC-V core, memory, a range of I/
[Embedded]
IAR Systems and Secure Thingz announce secure development and production platform
IAR Systems and Secure Thingz announce secure development and production platform to accelerate migration to Microsoft Azure IoT Enhanced solution from IAR Systems and Secure Thingz supports development and production of high-volume, secure devices with automated onboarding and integration with Microsoft Azure cloud
[Embedded]
The third largest CPU architecture, RISC-V, is heading towards 5nm and the 192-core domestic version is coming too.
As the third largest CPU architecture after x86 and ARM, RISC=V has developed rapidly with the advantages of open source and free. It was mainly used in the low-power market, but now it has also begun to impact the high-performance field. Ventana has recently made A 5nm 192-core chip. Ventana recently released its f
[Embedded]
The third largest CPU architecture, RISC-V, is heading towards 5nm and the 192-core domestic version is coming too.
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号