Efinix announces three RISC-V core processors

Publisher:EEWorld资讯Latest update time:2020-06-03 Source: EEWORLDKeywords:Efinix Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Efinix recently announced the launch of three software-defined RISC-V-based cores, namely Ruby, Jade and Opal.


The three designs have been optimized for Efinix’s Trion family of FPGAs and offer compute and I/O capabilities from T8 to T120 devices.


The soc is pre-configured with a RISC-V core, memory, a range of I/Os, and has interfaces for embedding user functions. This allows designers to create an entire system containing embedded computing and user-defined accelerators in the same FPGA.


The Efinix RISC-V SoC comes with a complete set of tools for compiling and debugging application code on the RISC-V core, as well as example applications and tutorials. They are compatible with the entire suite of Efinix development and evaluation boards and can be instantiated using the standard Efinity tool flow.

Keywords:Efinix Reference address:Efinix announces three RISC-V core processors

Previous article:SiFive and Coherent Logix Collaborate to Provide Aerospace and Military Solutions
Next article:Anaconda and IBM Watson Team Up to Simplify Open Source AI Adoption

Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号