Circuit diagram of wide delay trigger composed of NAND gate

Publisher:快乐的成长Latest update time:2014-05-17 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

As shown in the figure, it is a wide-delay monostable trigger triggered by a negative pulse. The delay in the figure is mainly determined by the capacitor C. For TTL circuits, the resistance of R is generally 5~10 kilo-ohms. The table lists the measured delay data when R=5.1 kilo-ohms.

Reference address:Circuit diagram of wide delay trigger composed of NAND gate

Previous article:Gate circuit composed of trigger circuit diagram
Next article:Gate circuit composed of monostable circuit diagram

Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号