Introduction to Programmable Read-Only Memory (PROM)

Publisher:EnchantedMelodyLatest update time:2013-05-13 Keywords:Programmable Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere
Programmable read-only memory (PROM) is an early PLD and a simple PLD. The editor of Electronics Fan Network will take you to learn more about what PROM is, the invention process of PROM, and the classification of PROM.

  What is a PROM?

  PROM is the abbreviation of Programmable read-only memory. PROM is a simple programmable logic device (PLD). Early programmable logic devices only had three types: programmable read-only memory (PROM), ultraviolet erasable read-only memory (EPROM) and electrically erasable read-only memory (EEPROM). Due to structural limitations, they can only perform simple digital logic functions.

  The invention of PROM

  PROM was invented in 1956 by Wen-Chun Chou, who worked at the American Powder Emma Corporation in Gatton, New York. The invention was proposed by the United States Air Force to improve the flexibility and security of Air Force computers and the Atlas E/F band missile.

  Classification of PROMs

  PROM is mainly divided into three categories: ROM, EPROM and E2PROM.

  1. One-time Programmable Read-Only Memory (ROM): Programmable read-only memory is only allowed to be written once, so it is also called "One Time Programming ROM" (OTP-ROM). When PROM leaves the factory, the stored contents are all 1. Users can write data 0 to some of the cells as needed (some PROMs have all data 0 when leaving the factory, so users can write 1 to some of the cells) to achieve the purpose of "programming" it. The typical product of PROM is the "bipolar fuse structure". If we want to rewrite certain cells, we can pass a sufficiently large current through these cells and maintain it for a certain period of time, and the original fuse will be blown, thus achieving the effect of rewriting certain bits. Another classic PROM is the PROM using "Schottky diodes". When leaving the factory, the diodes are in the reverse cutoff state. It is still necessary to use a large current method to add a reverse voltage to the "Schottky diode" to cause it to permanently break down.

  2. Ultraviolet Erasable Programmable Read-Only Memory (EPROM): A computer storage chip that retains data after power is removed - that is, non-volatile. It is a group of floating-gate transistors that are individually programmed by an electronic device that provides a higher voltage than is commonly used in electronic circuits. Once programmed, EPROMs can only be erased by strong ultraviolet light. EPROMs are easily identified by the transparent window on the top of the package that allows the silicon chip to be seen, and this window is also used for ultraviolet erasure.

  3. Electrically Erasable Programmable Read-Only Memory (EEPROM): A memory chip that does not lose data after power failure. EEPROM can erase existing information and reprogram it on a computer or dedicated device. It is generally used in plug-and-play applications.

Keywords:Programmable Reference address:Introduction to Programmable Read-Only Memory (PROM)

Previous article:Output structure and device naming rules of programmable array logic (PAL)
Next article:Introduction to General Array Logic (GAL)

Recommended ReadingLatest update time:2024-11-16 14:53

Google Pixel 4 XL 5G version: built-in 8GB memory
      Recently, Google's new Pixel 4 series phones have been exposed wildly. Now the 5G version of Pixel 4 XL has appeared on the Internet, and this model has 8GB of memory.   Geekbench data shows that this Pixel 4 XL 5G version is equipped with a Snapdragon 855 processor, scoring 761 in the single-core test and 232
[Mobile phone portable]
Memory Management in Real-time Microcontroller Communication Networks
In the AUTO 2000 DCS system, we use a single-chip real-time communication network. This is a master-slave bus network with uncertain control station monitoring. The general working process is: when the network system is powered on, each station competes for control to establish the control station and the non-contro
[Microcontroller]
Memory Management in Real-time Microcontroller Communication Networks
What changes does the new generation of memory DDR5 bring?
From augmented reality to artificial intelligence, cloud computing to the Internet of Things, 5G is igniting the growth of new technologies and the amount of data they generate. With the increasing amount of data, comes the need to store and access it quickly, making technologies like DDR5 more important than ever.
[Embedded]
What changes does the new generation of memory DDR5 bring?
STC microcontroller reads external extended RAM, internal R/C clock and ID number C language program
#include reg51.h   #include intrins.h   sfr  IAP_CONTR =  0xC7;  sbit MCU_Start_LED  =  P1^7;  //unsigned char self_command_array  =  {0x22,0x33,0x44,0x55};  #define Self_Define_ISP_Download_Command 0x22  //#define RELOAD_COUNT 0xfb //18.432MHz,12T,SMOD=0,9600bps  #define RELOAD_COUNT 0xfd //11.0592MHz,12T,SMOD=0,96
[Microcontroller]
[Self-study 51 MCU] 10 -- PWM introduction, 51 MCU RAM area division
1. PWM Introduction PWM (Pulse Width Modulation), also known as pulse width modulation in Chinese, can use digital signals to achieve the effect of an analog signal. Pulse width modulation is to change the pulse width to achieve different effects. See Figure 10-1 for three groups of pulse signals. It is a waveform w
[Microcontroller]
[Self-study 51 MCU] 10 -- PWM introduction, 51 MCU RAM area division
2440 Bare Metal-12-1 Memory Controller and SDRAM_Memory Interface
1. Memory interface introduction 1.1. Introduction of memory controller 1.1.1 Introduction 2440 is a SOC, in which peripherals are divided into several types: Gate circuit type: GPIO Protocol interface: UART I2C SPI Memory devices: nor flash, SDRAM, NET DM9000 However, the CPU does not directly control peripherals
[Microcontroller]
2440 Bare Metal-12-1 Memory Controller and SDRAM_Memory Interface
Samsung is reportedly mass-producing HBM3 memory at its Hwaseong Line 17, and all Pyeongtaek P4 lines are switching to DRAM production to make up for supply shortages
Following news that Samsung is expected to start shipping to Nvidia in the third quarter of this year, Korean media Sedaily reported that Samsung has begun mass production and supplying HBM3 memory to Nvidia on its Hwaseong Production Line 17. In addition, to make up for the shortage of general DRAM memory supp
[Semiconductor design/manufacturing]
STM32 study notes: memory management
1 Introduction Memory management: refers to the technology of allocating and using computer memory resources when the software is running. Its main purpose is to allocate memory efficiently and quickly, and to release and recycle memory resources when appropriate. There are many ways to implement memory management,
[Microcontroller]
STM32 study notes: memory management
Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号