The main features of the s3c2410 storage controller are as follows:
1. Big-endian/little-endian mode can be set through software.
2. Divided into 8 banks, each bank is 128M, a total of 1G.
3. The data width of each bank can be set to 8/16/32 bits (except bank0, because bank0 is used for system boot)
4. Bank0-5 supports ROM SRAM, etc., bank6-7 supports ROM SRAM, SDRAM, etc.
5. The starting address space of bank0-6 is fixed, and bank7 is variable.
6. The space size of bank6-7 can be adjusted
7. The access timing of all banks can be programmed.
8. External wait mode can be used to extend the access cycle.
9Support SDRAM self-refresh mode and power down mode test.
The space allocation is as follows:
When booting from nor flash, the space 0x00000000-0x08000000 is mapped to bank0 to read the initialization code. If booting from nand flash, the space is mapped to the 4k ROM on the chip. In addition, the space allocation of bank6-bank7 is as follows:
(Note: the space size of bank6-7 must be consistent)
(See next section)
Previous article:About Watchdog of s3c2410
Next article:About S3C2410 power management
- Popular Resources
- Popular amplifiers
- Learn ARM development(16)
- Learn ARM development(17)
- Learn ARM development(18)
- Embedded system debugging simulation tool
- A small question that has been bothering me recently has finally been solved~~
- Learn ARM development (1)
- Learn ARM development (2)
- Learn ARM development (4)
- Learn ARM development (6)
Professor at Beihang University, dedicated to promoting microcontrollers and embedded systems for over 20 years.
- LED chemical incompatibility test to see which chemicals LEDs can be used with
- Application of ARM9 hardware coprocessor on WinCE embedded motherboard
- What are the key points for selecting rotor flowmeter?
- LM317 high power charger circuit
- A brief analysis of Embest's application and development of embedded medical devices
- Single-phase RC protection circuit
- stm32 PVD programmable voltage monitor
- Introduction and measurement of edge trigger and level trigger of 51 single chip microcomputer
- Improved design of Linux system software shell protection technology
- What to do if the ABB robot protection device stops
- Analysis of the information security mechanism of AUTOSAR, the automotive embedded software framework
- Brief Analysis of Automotive Ethernet Test Content and Test Methods
- How haptic technology can enhance driving safety
- Let’s talk about the “Three Musketeers” of radar in autonomous driving
- Why software-defined vehicles transform cars from tools into living spaces
- How Lucid is overtaking Tesla with smaller motors
- Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
- Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
- Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
- Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
- EEWORLD University Hall ---- Information Theory and Coding Tongji University Dai Mingyuan
- 【Everyone come and have a look】Our company is recruiting embedded development engineers!!
- The idea of zigbee terminal initiating requests to multiple coordinators
- How to get the starting and ending coordinates of the touch screen
- The idea of implementing crawlers
- Design and implementation of temperature controller based on single chip microcomputer and fuzzy control
- I'm moving, so I'm selling some nearly new boards.
- Lichee RV 86 PANEL Review (2)——System Burning and Application
- Non-isolated 'mains' voltage acquisition circuit
- [GD32L233C-START Review] 1. GD32L233C-START with obvious advantages and disadvantages (unboxing)