Synopsys and Arm Join Forces to Accelerate Development of Next-Generation Mobile SoCs

Publisher:EE小广播Latest update time:2023-06-05 Source: EEWORLDKeywords:Synopsys Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Synopsys' industry-leading EDA and IP solutions combined with Arm's comprehensive computing solutions help the ecosystem address multi-die system design challenges


summary:


Synopsys' comprehensive system-level solutions span design, verification, silicon lifecycle management, and IP, delivering industry-leading performance and energy efficiency


Synopsys.ai full-stack AI-driven EDA solution and Synopsys Fusion Compiler QIKs enable quick implementation of Arm Cortex-X4, Cortex-A720, and Cortex-A520 CPUs, as well as Arm Immortalis-G720 and Arm Mali-G720 GPUs, accelerating development of SoCs down to 2-nanometer process nodes


Synopsys Verification portfolio, including virtual prototyping using Arm Fast Models, as well as hardware-assisted verification and verification IP, accelerates software development


Synopsys' silicon-proven interface/security IP and silicon lifecycle management PVT IP are optimized for low-risk integration into Arm-based SoCs


MOUNTAIN VIEW, Calif., June 5, 2023 - To address the challenges of highly complex mobile chip designs on advanced processes as low as 2 nanometers, Synopsys, Inc. recently announced that it has strengthened its collaboration with Arm on AI-enhanced designs based on the Arm 2023 Total Compute Solution (TCS23) . For Arm's new computing platform, Synopsys provides optimized EDA and IP comprehensive solutions, including Synopsys.ai full-stack AI-driven EDA solutions, Synopsys interface and security IP, and Synopsys chip lifecycle management PVT IP, to help Arm achieve industry-leading performance and power consumption. These achievements are based on decades of long-term cooperation between the two parties and can accelerate mutual customers to deliver high-performance, energy-efficient Arm architecture SoCs for high-end smartphones and virtual/augmented reality applications.


"Adding new features and optimizing performance and power efficiency on advanced mobile devices means that design challenges are multiplying," said Shankar Krishnamoorthy, general manager of the EDA group at Synopsys . "Together with Arm, we are optimizing our comprehensive EDA and IP solutions to help our mutual customers address the growing challenges of multi-die system integration, including design, IP integration, verification and software development. The addition of Synopsys.ai EDA solutions to our collaboration marks a new phase in our collaboration, combining the strengths of Synopsys and Arm as semiconductor leaders to help our mutual customers accelerate the implementation of Arm-based SoC designs."


"The new Arm 2023 Total Compute Solution is designed with the system in mind, delivering a set of market-specific technologies to help customers achieve the compute performance they need for the next generation of visual computing experiences," said Chris Bergey, senior vice president and general manager of the Endpoint Business Unit at Arm. "Through our collaboration with Synopsys and its full stack of AI-driven EDA and silicon-proven IP, customers can now further improve product performance and take full advantage of advanced process technologies."


Higher design quality, faster turnaround time


Synopsys' comprehensive solution delivers best-in-class differentiated capabilities such as multi-source clock tree synthesis, smart budgeting, timing-driven pin assignment, seamless constraint pushdown, and transparent hierarchical optimization to address the complex system-level challenges of hierarchical implementation of high-performance cores while achieving performance, power, and runtime targets.


Synopsys provides system-level solutions for the Arm 2023 comprehensive computing solution, including:


Synopsys.ai full-stack AI-driven EDA solution that applies AI technology from system architecture to design and manufacturing processes to optimize power, performance and area (PPA) and accelerate time to market.


Synopsys Verification Portfolio, which accelerates architectural exploration, software development, and verification for Arm-based SoCs powered by Arm Cortex®-X4, Cortex-A720, and Cortex-A520 CPUs, and Immortalis™-G720 and Mali™-G720 GPUs. Early customers of the Arm 2023 Comprehensive Compute Solution are using Synopsys Virtual Prototyping with Arm Fast Models, Synopsys hardware-assisted verification, and verification IP for the new Arm® AMBA interconnect to bring SoCs to market faster.


Synopsys interface and security IP, including PCIe 6.0 with integrity and data encryption (IDE) module, CXL 3.0 with IDE module, DDR5 and UCIe with embedded memory encryption (IME) module, are performance-optimized for Arm-specific functions and pre-silicon interoperability with Arm cores to minimize risk and accelerate time to market.


Synopsys' chip lifecycle management series PVT monitoring IP can be integrated into the Arm core to monitor the "health" of the chip from development to actual application scenarios, and then evaluate and optimize performance.


Availability


Synopsys' Fusion Compiler QIKs are optimized to fully exploit the potential of advanced processes and provide an efficient path to the best scale-out compute architecture for demanding end applications.


Synopsys' QIKs for quick implementation provide implementation scripts and reference guides to help early adopters of the new Armv9.2 cores accelerate time to market while achieving stringent performance-per-watt targets. The QIKs are available now through the Arm Support Center or Synopsys SolvNet.


Synopsys has also integrated the new Arm Fast Models into its virtual prototyping solution and provided verification IP for the new Arm AMBA interconnect, emulation, and prototyping hardware to accelerate hardware and software debug as well as power and performance verification, thereby reducing time to market.


Synopsys IP products including PCIe 6.0 with IDE, CXL 3.0 with IDE, DDR5 with IME, and UCIe IP are all available now.


Keywords:Synopsys Reference address:Synopsys and Arm Join Forces to Accelerate Development of Next-Generation Mobile SoCs

Previous article:X-FAB is the first to launch 110nm BCD-on-SOI foundry solution to market
Next article:Intel PowerVia technology is the first to realize chip backside power supply, breaking through the interconnection bottleneck

Recommended ReadingLatest update time:2024-11-23 07:39

Infineon's XMC4000 microcontroller based on ARM Cortex-M4 core
XMC4000 is Infineon's 32-bit microcontroller based on the ARM Cortex-M4 core. The XMC4000 family combines the industry-standard core with Infineon's rich and powerful peripheral set, and is suitable for a wide range of fields such as motor control, automation, smart home, power conversion, medical equipment, and engin
[Microcontroller]
Infineon's XMC4000 microcontroller based on ARM Cortex-M4 core
OK6410A development board (eight) 84 linux-5.11 OK6410A arm-gdb+kgdb+serial port debugging linux
Theoretical knowledge Debugging process The debugging process is like this: stop the core, query information, and let the core continue running Let's see how kgdb does it kgdb:  To stop the core: 1. Linux will automatically enter kgdb at the beginning of startup or 2. Linux boot is complete, procfs is mounte
[Microcontroller]
Embedded ARM learning summary (Part 3) --IIC based on AT24C02
1.IIC---SDA, SCL IIC protocol inventor Philips collects royalties through IIC chips Near Field Communication Standard mode 100KBIT/s Fast mode 400K, commonly used by S3C2440   High speed mode 3.4M    Pull-up resistor 10K If the speed is faster, the pull-up resistor should be smaller to increase the driving capability
[Microcontroller]
Design of CAN bus cable channel monitoring system based on ARM
1 Introduction The land-to-ground ratio of urban high and low voltage transmission cables has become one of the symbols of urban management level. In recent years, urban power transmission and distribution cables are gradually changing from overhead lines to power cables. As the channel of cable lines, the const
[Microcontroller]
Design of CAN bus cable channel monitoring system based on ARM
ARM assembly: Usage of left shift shl and right shift shr instructions!
Shl and shr are logical shift instructions. 1.shl is a logical left shift instruction, its function is: (1) Shift the data in a register or memory cell to the left; (2) Write the last bit shifted out into CF; (3) The lowest bit is padded with 0. instruction: mov al,01001000b   shl al,1 ; shift the data in a
[Microcontroller]
ARM system registers
1. CPSR (current program status register) CPSR contains condition code flags, interrupt disable bit, current processor mode and other status and control information. 2. SPSR (backup program status register) When a specific exception interrupt occurs, this register is used to store the contents of the current program s
[Microcontroller]
Development board learning Day 8: Lesson 009 gcc and arm-linux-gcc and Makefile
Section 001_gcc compiler 1_gcc common options__gcc compilation process detailed explanation 1. Introduction to gcc gcc : GNU Compiler Collection Features: powerful, flexible, multi-platform (X86, Arm); supports both host development and cross-compilation. 2. GCC compilation process (taking test.c as an example) A
[Microcontroller]
Development board learning Day 8: Lesson 009 gcc and arm-linux-gcc and Makefile
A brief analysis of the main factors that determine the performance and power consumption of ARM core MCUs
After ARM launched the Cortex-M0+ core, its 32-bit MCU cores increased to 4. Not long ago, NXP also announced that it had obtained the Cortex-M0+ processor license, becoming the only semiconductor manufacturer that can provide a complete series of Cortex-M0, Cortex-M0+, Cortex-M3 and Cortex-M4 core MCUs . Freescale al
[Power Management]
Latest Semiconductor design/manufacturing Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号