Article count:1075 Read by:1322795

Account Entry

Xilinx Vivado Design Suite Adds New UltraFast Design Methodology

Latest update time:2013-10-28
    Reads:

Xilinx Launches New UltraFast Design Methodology to Help Designers Accelerate Design Process and Accurately Predict Design Schedule


Beijing, China - Xilinx, Inc. (NASDAQ:XLNX), a global leader in All Programmable technologies and devices, today announced the UltraFast™ Design Methodology for its Vivado Design Suite . This comprehensive design methodology helps design teams using the Vivado Design Suite accelerate and accurately predict design schedules. Xilinx is simplifying the adoption of this design methodology and promoting its widespread deployment through its Vivado Design Suite, user guides, video and instructor-led training courses , third-party tools, and IP .

Advanced algorithms used in today 's communications , medical, defense, and consumer applications are pushing the limits of device and design tool complexity, performance, and power consumption , while also requiring accelerated design processes and accurate prediction of design schedules . In fact, similar high-end design projects , like complex ASIC and SoC designs, also have differences in design productivity and schedules , with design cycles ranging from weeks to months . To solve the fundamental problems , Xilinx's UltraFast design methodology covers all aspects of design, including development board planning, design creation, IP integration, implementation , programming, and hardware debugging.


UltraFast design methodology specifically designed for the Vivado Design Suite

To help designers ease the adoption of the UltraFast design methodology, the Vivado Design Suite 2013.3 release includes design rule checking (DRC) capabilities that are consistent with the design methodology, guiding engineers step by step through the design cycle. The Vivado Design Suite 2013.3 release includes hardware description language (HDL) and specification templates to achieve the best quality of results. A comprehensive UltraFast design methodology user guide is available , as well as instructor-led training videos (see www.xilinx.com/training ) .

To accelerate the design process and accurately predict design progress, Xilinx is also working with its Alliance Program ecosystem partners to integrate the UltraFast design methodology guide into the tools and IP of ecosystem partners.

" The BluePearl software suite, combined with the Xilinx Vivado Design Suite, provides customers with functional design analysis to validate the UltraFast design methodology's standards, properties and design rules," said Ellis Smith , CEO of Blue Pearl Software . "Our mutual customers are already seeing the benefits of automation in reducing the time required to write accurate RTL code while also helping to reduce design risk and improve quality of results."

Availability

Design teams can start using the UltraFast design methodology today. The first release of the UltraFast design methodology is designed for Xilinx FPGAs and All Programmable 3D IC devices. Future releases will expand support for Xilinx All Programmable SoC devices. For more information about UltraFast , please visit: www.xilinx.com/UltraFast.

About Xilinx

Xilinx is a global leading supplier of All Programmable devices, SoCs and 3D ICs. Xilinx's industry-leading products are perfectly integrated with the next-generation design environment and IP cores to meet customers' extensive needs for programmable logic and even programmable system integration. For more information, please visit the Xilinx Chinese website : http://china.xilinx.com/ .


 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号