MKL17Z256VLH4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> MKL17Z256VLH4

MKL17Z256VLH4: DescriptionIC mcu 32bit 256k flash 64qfn; Categorysemiconductor The embedded processor and controller; File Size5MB，865 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet Compare View All

MKL17Z256VLH4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MKL17Z256VLH4	-	-	View	Buy Now

MKL17Z256VLH4 Overview

IC mcu 32bit 256k flash 64qfn

Preview

Download Datasheet

View All

KL17 Sub-Family Reference Manual

Supports: MKL17Z128VFM4, MKL17Z256VFM4, MKL17Z128VFT4,

MKL17Z256VFT4, MKL17Z128VMP4, MKL17Z256VMP4,

MKL17Z128VLH4, MKL17Z256VLH4

Document Number: KL17P64M48SF6RM

Rev 4, September 2014

Contents

Section number

Title

Chapter 1

About This Document

1.1

Overview.......................................................................................................................................................................35

1.1.1

1.1.2

1.2

Purpose...........................................................................................................................................................35

Audience........................................................................................................................................................ 35

Page

Conventions.................................................................................................................................................................. 35

1.2.1

1.2.2

1.2.3

Numbering systems........................................................................................................................................35

Typographic notation..................................................................................................................................... 36

Special terms.................................................................................................................................................. 36

Chapter 2

Introduction

2.1

Overview.......................................................................................................................................................................37

2.1.1

2.2

Sub-family introduction................................................................................................................................. 37

Module functional categories........................................................................................................................................38

2.2.1

2.2.2

2.2.3

2.2.4

2.2.5

2.2.6

2.2.7

2.2.8

2.2.9

ARM Cortex-M0+ core modules................................................................................................................... 38

System modules............................................................................................................................................. 39

Memories and memory interfaces..................................................................................................................40

Clocks.............................................................................................................................................................40

Security and integrity modules...................................................................................................................... 41

Analog modules............................................................................................................................................. 41

Timer modules............................................................................................................................................... 41

Communication interfaces............................................................................................................................. 42

Human-machine interfaces............................................................................................................................ 42

2.3

Module to module interconnects...................................................................................................................................43

2.3.1

2.3.2

Interconnection overview...............................................................................................................................43

Analog reference options............................................................................................................................... 45

KL17 Sub-Family Reference Manual , Rev. 4, September 2014

Freescale Semiconductor, Inc.

Section number

Title

Chapter 3

Core Overview

Page

3.1

ARM Cortex-M0+ core introduction............................................................................................................................ 47

3.1.1

3.1.2

3.1.3

3.1.4

Buses, interconnects, and interfaces.............................................................................................................. 47

System tick timer........................................................................................................................................... 47

Debug facilities.............................................................................................................................................. 47

Core privilege levels...................................................................................................................................... 48

3.2

Nested vectored interrupt controller (NVIC) ...............................................................................................................48

3.2.1

3.2.2

3.2.3

Interrupt priority levels.................................................................................................................................. 48

Non-maskable interrupt..................................................................................................................................48

Interrupt channel assignments........................................................................................................................48

3.3

AWIC introduction....................................................................................................................................................... 51

3.3.1

Wake-up sources............................................................................................................................................ 51

Chapter 4

Memory Map

4.1

Flash memory............................................................................................................................................................... 53

4.1.1

4.1.2

4.1.3

4.1.4

4.1.5

4.2

Flash memory map.........................................................................................................................................53

Flash security................................................................................................................................................. 54

Flash modes....................................................................................................................................................54

Erase all flash contents...................................................................................................................................54

FTFA_FOPT register..................................................................................................................................... 54

SRAM........................................................................................................................................................................... 55

4.2.1

4.2.2

4.2.3

SRAM sizes....................................................................................................................................................55

SRAM ranges................................................................................................................................................. 55

SRAM retention in low power modes............................................................................................................56

4.3

4.4

4.5

4.6

System Register file...................................................................................................................................................... 56

Introduction...................................................................................................................................................................57

System memory map.....................................................................................................................................................57

Bit Manipulation Engine...............................................................................................................................................58

KL17 Sub-Family Reference Manual , Rev. 4, September 2014

Freescale Semiconductor, Inc.

Section number

4.7

Title

Page

Peripheral bridge (AIPS-Lite) memory map.................................................................................................................58

4.7.1

4.7.2

Read-after-write sequence and required serialization of memory operations................................................58

Peripheral bridge (AIPS-Lite) memory map..................................................................................................59

Chapter 5

Clock Distribution

5.1

5.2

5.3

5.4

Introduction...................................................................................................................................................................63

Programming model......................................................................................................................................................63

High-level device clocking diagram............................................................................................................................. 63

Clock definitions...........................................................................................................................................................64

5.4.1

5.5

Device clock summary...................................................................................................................................65

Internal clocking requirements..................................................................................................................................... 67

5.5.1

5.5.2

Clock divider values after reset......................................................................................................................68

VLPR mode clocking.....................................................................................................................................68

5.6

5.7

Clock gating.................................................................................................................................................................. 68

Module clocks...............................................................................................................................................................69

5.7.1

5.7.2

5.7.3

5.7.4

5.7.5

5.7.6

5.7.7

5.7.8

5.7.9

PMC 1-kHz LPO clock.................................................................................................................................. 70

COP clocking................................................................................................................................................. 70

RTC clocking................................................................................................................................................. 71

RTC_CLKOUT and CLKOUT32K clocking................................................................................................ 71

LPTMR clocking............................................................................................................................................72

TPM clocking.................................................................................................................................................73

LPUART clocking......................................................................................................................................... 73

FlexIO clocking..............................................................................................................................................74

I2S/SAI clocking............................................................................................................................................75

Chapter 6

Reset and Boot

6.1

6.2

Introduction...................................................................................................................................................................77

Reset..............................................................................................................................................................................77

6.2.1

Power-on reset (POR).................................................................................................................................... 78

KL17 Sub-Family Reference Manual , Rev. 4, September 2014

Freescale Semiconductor, Inc.

MKL17Z256VLH4 Related Products

	MKL17Z256VLH4	MKL17Z256VFT4	MKL17Z256VFM4	MKL17Z256VMP4
Description	IC mcu 32bit 256k flash 64qfn	IC mcu 32bit 256k flash 48qfn	IC mcu 32bit 256k flash 32qfn	IC mcu 32bit 256k flash 64mapbga

Recommended Resources

Circuit design of electronic imitation mouse repeller

Ceiling light lighting circuit

Multifunctional dimming desk lamp circuit

Charging current adjustment circuit

555 sound and light dual control delay lighting energy-saving lamp circuit (3)

Computer motherboard circuit diagram 815 2_25

Ultra-low power multi-sensor data logger with NFC interface: A complete reference design for asset tracking and cold chain data logging with over 5 years of battery life and a simple NFC (Near Field Communication) interface for configuration and readback. For m...; Jacktang Wireless Connectivity

【Bluesun AB32VG1 RISC-V Evaluation Board】Development Board Introduction: [i=s]This post was last edited by Beifang on 2021-8-13 09:52[/i]1. The BlueSign AB32VG1 RISC-V evaluation board is a popular chip. Domestic chips are choosing their positions in the RISC-V race, so a ...; 北方 Domestic Chip Exchange

How to prevent wage subsidy fraud? All Sohu employees were exposed to wage subsidy fraud: It was revealed online that all Sohu employees suffered from salary subsidy fraud and suffered heavy losses!Recently, a WeChat group chat record from the Internet showed that all Sohu employees receiv...; eric_wang Talking

How to use a power amplifier to amplify and output a pulse train signal? How to use the Burst function of a signal generator?: How to use a power amplifier to amplify and output a pulse train signal? How to use the Burst function of a signal generator?...; aigtekatdz Test/Measurement

【DIY Creative LED】LED lights and holes: The LED bulb I prepared is as follows. It is a relatively cheap LED bulb and the quality is not good, so I won’t feel bad if it breaks.After disassembly, it is as shown below. It consists of a shell, ...; dcexpert MCU

Surge arrester explanation and working principle: [align=left][size=3] [/size][font=微软雅黑][size=3] [b] Surge protector, also called lightning arrester, is an electronic device that provides safety protection for various electronic equipment, instrumen...; zyly Security Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components