Several classic FPGA verification books

arui1999

Several classic FPGA verification books [Copy link]

 

SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data types, structures, compressed and uncompressed arrays, interfaces, assertions, etc., which have improved SystemVerilog's design modeling capabilities at a higher level of abstraction. SystemVerilog was developed by Accellera. It is mainly focused on the chip implementation and verification process, and provides powerful connection capabilities for the system-level design process. The following are some classic books for learning SystemVerilog.

SystemVerilog for Verification (Third Edition)

This is a classic entry-level material for learning SystemVerilog verification. For verification, the author used his own process and insights of learning UVM to complete this book, which is very suitable for students who want to learn VUM verification methodology.

https://download.eeworld.com.cn/detail/sigma/615032

SystemVerilog hardware design and modeling

This book is a practical introduction to SystemVerilog (Verilog-2005). It introduces in a simple and easy-to-understand way the new features of SystemVerilog compared to Verilog, including new data types, operators, procedural block statements, and interface structures suitable for SoC design. These new features greatly improve the high-level abstraction capabilities of Verilog, making up for the shortcomings of Verilog's strong low-level description capabilities but weak system-level description capabilities.

https://download.eeworld.com.cn/detail/fjjjnk1234/572686

System Verilog and Functional Verification

This book focuses on the basic syntax of the hardware design description and verification language System Verilog and its application in functional verification. With functional verification as the main line, the book describes the basic verification process, advanced verification techniques and verification methodology. Based on System Verilog and combined with the application examples of rock, scissors and cloth, it focuses on how to use System Verilog to implement various advanced verification techniques such as random stimulus generation, functional coverage driven verification, assertion verification, etc. Finally, through the industry's popular open verification methodology OVM, it introduces how to achieve reusability in the verification platform.

https://download.eeworld.com.cn/detail/%E5%BF%B5%E6%85%88%E8%8F%B4/614628

ZXopen

OK, got it