太白金星

FPGA/CPLD learning board based on EPM240

 
Overview

FPGA/CPLD learning board based on EPM240
     I wanted to learn verilog hdl, but the FPGA development boards on the market were too expensive! >w< So I drew one myself. The cost of the main control is only 10 yuan. If you have some components yourself, the cost will be very low. It is suitable for doing some small logic verification experiments when learning Verilog language. You can refer to it. Hope it helps!
Note:
     The main control is inter Altera's epm240t100c5n, which belongs to cpld and has a different name from fpga, but the development method is similar. However, compared with FPGA, it is more convenient without the need for program solidification operation.
 
Overall design block diagram:  
Software description
     The software uses quartus, and the recommended version is quartus13.1 because it is faster to synthesize.
Pin assignment: see attachment. Ways to collect dust



from physical display : 1. Find a mobile phone holder and put it on it. 2. Place it in a dusty place. 3. Blow it regularly. Notes 1. The pins of epm240 are grounded by default when not programmed, which will cause the LED light to light up inexplicably. The change method is:       Step 1: Open Assignment and select Device. 2. The LED light is lit with negative logic. The lighted light represents 0. When writing the logic, you can add an inverter to change it. The demo video has no other attachments to upload.











 
参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2024-11-14 23:22:19

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号