• You can log in to your eeworld account to continue watching:
  • Hough
  • Login
  • Duration:1 hours and 1 minutes and 6 seconds
  • Date:2018/08/23
  • Uploader:老白菜
Introduction
keywords: Linux Xilinx zq

This tutorial explains the basics of FPGA, introduction to SOC, DMA and VDMA, linux, HLS images and PCIE

Suitable for the following applications:

High-speed communications; machine vision, robots; servo systems, motion control; video collection, video output, consumer electronics; early stage verification of project research and development; learning for developers in electronic information engineering, automation, communication engineering and other electronic related majors

Unfold ↓

You Might Like

Recommended Posts

About Customization and Use of IP Cores
[size=5][color=red][b]The following errors occur because: (I hope an expert can give me some advice, thank you)[/b][/color][/size] [b][size=5]Error: Node instance "i_mc8051_ram" instantiates undefined
emnqsu FPGA/CPLD
DSP2812 ADC cannot enter interrupt
Can any experts help me? I want to use ADC sampling and use EVA's periodic interrupt to start the adc, but I can't enter the interrupt no matter what. I hope someone can help me. I will be very gratef
zzx9527 DSP and ARM Processors
Getting started with driver development!!
I have been developing upper-level applications and know nothing about the lower-level ones. Now the company needs me to switch to WinCE network card driver development (especially NDIS), or Windows n
anjiu Embedded System
LPC800 mini kit ISP problem
[i=s] This post was last edited by autodash on 2014-1-28 18:29 [/i] When testing the CRP read protection of LPC800 mini kit today, I wrote CRP2 (0x87654321) and then finished downloading. Tragedy, ISP
autodash NXP MCU
LPC4357 internal EEPROM read and write problem
How to read and write the internal EEPROM of LPC4357? Can it be programmed to read and write? Is there anyone who can do the relevant work and verify it? Please discuss the price in detail. If you are
sxlyxmail NXP MCU
dsp, fpga upp communication
[color=#666666][backcolor=rgb(243, 247, 249)][font=宋体, Arial][size=12px]My fpga sends upp data to dsp in the order of 1,2,1,4,1,6,1,8... But after 1,14, it should be 1,16, but it is not. What I receiv
g200407331 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号