Only one circuit is needed to meet system resolution and 12-bit accuracy requirements

Publisher:幸福约定123Latest update time:2010-06-28 Keywords:ADC Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

In general, handheld instruments, data loggers, in-vehicle and monitoring systems require a low-cost, high-precision, high-system resolution, multiplexed system. Can all of these requirements be integrated into one circuit? A system that can handle these diverse requirements requires a multiplexer, gain block and an analog-to-digital converter (ADC).

One possible solution to this problem is a 10-channel, programmable amplifier (PGA) that works in conjunction with a medium-speed 12-bit SAR ADC (see Figure 1). This single-supply, 10-channel PGA has a rail-to-rail input/output with a gain adjustment range of 1 V/V to 200 V/V. The PGA's low noise performance of 12 nV/Hz @ 10 kHz is suitable for 12-bit systems. The analog interface between the two devices includes an operational amplifier (OPA) in a buffer structure and an R/C circuit. The 12-bit ADC is a capacitive SAR ADC with inherent sample and hold. The converter requires an R/C circuit that simplifies the charging action of the ADC input structure.

This system uses a multiplexed PGA and an op amp to drive a 12-bit converter.

Figure 1. This system uses a multiplexed PGA and an op amp to drive a 12-bit converter.

The calculated PGA noise value (referred to output (RTO)) is equal to the PGA noise density at 10 kHz (12 nV/√Hz) multiplied by the square root of the PGA closed-loop bandwidth times √(p/2). Multiples of √(p/2) account for noise in frequency regions outside the PGA bandwidth. This value is then multiplied by the PGA gain. Equation 1 uses a PGA gain of 16 V/V:

PGArms-noise = 12 nV/ÖHz * Ö (1.6 MHz * Ö/2) * 16 V/V = 0.304 mV (rms) Equation 1

The ADC noise generated by the converter is 431 mV (rms), which is well below the 1 LSB or 1.22 mV of this 5 V system. The buffer amplifier noise is 39 mV (rms), which contributes little to no noise to the system.

The combined noise of the PGA, OPA, and ADC is 529 mV (rms), which is still less than 1 LSB for a 12-bit converter. This value is calculated using a square root equation, Equation 2:

Noise (RTO) = Ö (PGArms-noise2 + OPArms-noise2 + ADCrms-noise2) Equation 2

The equivalent 12-bit accuracy (Equiv12-bit) of this system is 0.432 LSBs with a PGA gain of 16 V/V (see Equation 3).

Equiv12-bit = (NoiseRTO * 2N)/FSR, {where N = 12 and FSR = 5 V/V} Equation 3

If we look at the system over a PGA gain range of 1-200 V/V, we see that the PGA noise dominates the circuit. Once the PGA gain exceeds ~125 V/V, the system no longer meets the 12-bit accuracy criteria. However, this can be improved by reducing the voltage size of the system reference input LSB (see Figure 2). The tradeoff for getting a smaller LSB is reducing the effective number of bits (ENOB) of the system.

System accuracy better than 0.01% with PGA gain of 1–125 V/V

Figure 2. System accuracy is better than 0.01% with a PGA gain of 1–125 V/V.

When the PGA gain is 125-200 V/V, the system accuracy is better than 0.02%.

The system shown in Figure 1 provides adequate PGA gain range when 12-bit accuracy is required and equally adequate gain range when high system resolution is required.

Keywords:ADC Reference address:Only one circuit is needed to meet system resolution and 12-bit accuracy requirements

Previous article:Hardware Design of Data Collection and Transmission for Solar Power Generation System
Next article:Using Piezo Film Sensors as Accelerometers

Recommended ReadingLatest update time:2024-11-16 21:45

Analysis of six terms (DAC, ADC, DSP, codec, op amp, headphone amplifier)
ADC and DAC, DSP ADC is an analog-to-digital signal encoding chip, such as TLV320ADC, and DAC is a digital-to-analog signal decoding chip, such as ES9028. The former is generally used for recording and the latter is generally used for decoding audio. The intermediate digital signal processing process is handled
[Embedded]
Analysis of six terms (DAC, ADC, DSP, codec, op amp, headphone amplifier)
Application of ADC Digital-to-Analog Converter in Cortex-M3 (NXP LPC1788)
        The function of the A/D converter is to sample the analog input signal to obtain a digital signal that can be processed by the computer. The ADC of the LPC1788 is a 12-bit successive approximation analog-to-digital converter with 8 multiplexed input pins. Its clock is obtained by dividing the PCLK frequency. Th
[Microcontroller]
Application of ADC Digital-to-Analog Converter in Cortex-M3 (NXP LPC1788)
ADC0 of C8051F020
    Similar to other successive approximation AD operations, there are several points to note: 1. There are 8 channels, and there is an internal channel for temperature measurement; 2. A 1.2V voltage reference can be generated internally and can be output to Vref x2, but it must be connected to Vref0. Of course, an
[Microcontroller]
Some issues to be paid attention to in improving ADC accuracy in C8051F350
Using C8051F350, we achieved stable 19~20 bits, and the last four bits of the 24-bit ADC result jumped. Summarize the main reasons affecting accuracy: 1. The sampling rate, word output rate and decimation ratio determine the effective resolution and accuracy of the ADC. The manual provides detailed tables (Table 4.4
[Microcontroller]
STM8 MCU ADC continuous sampling mode with cache
In the previous article, we talked about the continuous sampling mode of STM8 ADC. In order to improve the sampling accuracy and rate, the STM8 microcontroller also provides a continuous sampling mode with cache, that is, the ADC will continuously collect 8 data and put them in the cache. When reading data, 8 data can
[Microcontroller]
STM8 MCU ADC continuous sampling mode with cache
STM32 ADC_3 (internal channel)
Internal channels of ADC:    In addition to using external channels to collect external analog voltage signals, the ADC of STM32 also has two internal channels 16 and 17. Channel 16 is connected to the temperature sensor on the chip, and channel 17 is connected to the internal power module. (So these two channels can
[Microcontroller]
Analyzing the design of high-speed ADC based on switching power supply drive
系统设计人员正面临越来越多的挑战,他们必须在不降低系统元件(如高速资料转换器)性能的情况下让设计最大程度地实现节能。设计人员们可能转而採用许多以电池供电的应用(如某种手持终端、软体无线设备或可携式超音波扫描器),也可能缩小产品的外形尺寸,因而必须寻求减少发热的诸多方法。 极大降低系统功耗的一种方法是对高速资料转换器的 电源 进行最佳化。资料转换器设计和製程技术的一些最新进展,让许多新型ADC可直接由开关电源来驱动,因而达到最大化功效的目的。 System designers are accustomed to using some low-noise, low-dropout reg
[Power Management]
Analyzing the design of high-speed ADC based on switching power supply drive
Using time-interleaved ultra-high-speed analog-to-digital converters at the PCB level
Using time-interleaved analog-to-digital converters (ADCs) to acquire synchronously sampled analog signals at a rate of billions of times per second is a great technical challenge for design engineers and requires very sophisticated mixed-signal circuits. The fundamental goal of time-interleaving is to double the sa
[Analog Electronics]
Using time-interleaved ultra-high-speed analog-to-digital converters at the PCB level
Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号