Integrated Sample/Holder--LF398

Publisher:Xiaochen520Latest update time:2011-07-27 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

When used as a single amplifier, its DC gain accuracy is 0.002%, and the accuracy can reach 0.01% when the sampling time is less than 6us; the input bias voltage can be adjusted only at the bias end (pin 2), and the bandwidth allows 1MHz without reducing the bias current. Its main technical indicators are:
1. Working voltage: +5--+18V
2. Sampling time: <10us
3. Compatible with TTL, PMOS, CMOS
4. When the holding capacitor is 0.01uF, the typical holding step is 0.5mV
5. Low input drift, the input characteristics remain unchanged in the holding state
6. High power supply rejection in the sampling or holding state

Integrated Sample/Holder--LF398

Reference address:Integrated Sample/Holder--LF398

Previous article:Smith predictive compensation control principle
Next article:Methods to improve the stability of amplifier

Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号