Intel has worked with industry partners to use an innovative approach to double the memory bandwidth of standard DRAM modules. This plug-and-play solution can unleash the potential of the Xeon 6-core processor.
Intel has been deeply involved in the processor market, which is regarded as the "brain" that ensures the excellent operation of computers. However, it cannot be ignored that system memory (DRAM) also plays an important role in improving overall performance. Especially in the server field, the growth rate of the number of processor cores exceeds the increase in memory bandwidth, which means that the actual memory bandwidth available to each core is reduced accordingly.
Weather modeling, computational fluid dynamics, and certain AI scenarios often require running a large amount of workloads, so the imbalance between processor cores and memory bandwidth may lead to computing bottlenecks. Now, technological innovation has brought us new solutions.
After years of collaboration with industry partners, Intel engineers have created an innovative solution that will break through performance bottlenecks and lead to new open industry standards. The recently released Intel® Xeon® 6 Data Center processor is the first to use a new type of memory called MRDIMM, which significantly improves performance in a plug-and-play manner.
“A large portion of scientific computing workloads are memory bandwidth limited,” which is where MRDIMMs excel, said Bhanu Jaiswal, product manager for Xeon processors in Intel’s Data Center and Artificial Intelligence (DCAI) Group.
Next, we will reveal the story behind the development of DDR5 Multiplexed Dual In-line Memory Module (MRDIMM).
Inspired by the team, bringing parallelism to system memory
In data centers, the most commonly used memory modules, called RDIMMs, have onboard parallel resources just like modern processors, but they use them differently.
"Most DIMMs have two arrays: performance and capacity," said George Vergis, senior principal engineer for memory development at DCAI. "This design helps achieve a balance between performance and capacity."
The arrays are like the banks of a river, with one set of memory chips on a module belonging to one array and the rest to another. RDIMMs allow independent storage and data access to occur between multiple arrays, but not simultaneously.
This reminded Vergis of the moment when inspiration struck. He said, "At that time, we thought, since the parallel resources are not being used, why not bring them together?" So Vergis proposed an innovative solution, which is to place a small interface chip - a multiplexer (Mux) on the DRAM module, so that data can be transmitted across two memory arrays at the same time.
The multiplexing buffer consolidates the power load of each MRDIMM, which allows the interface to run faster than RDIMMs. The bandwidth is also doubled by being able to access both memory arrays in parallel.
The result is Intel’s fastest system memory ever, with nearly 40 percent more peak bandwidth, jumping from 6,400 MT/s to 8,800 MT/s, something that previously took multiple iterations to achieve.
Same memory module standard, but faster
Based on its past technological accumulation in the storage field, Intel continues to innovate in technology to enable different computing components to be interoperable and achieve performance improvements.
Vergis is Intel’s representative on the board of the Joint Electron Device Engineering Council (JEDEC), which sets open standards for the microelectronics industry and is particularly well-known for its work on memory standards. Vergis’ work on DDR5 standardization earned him a JEDEC award in 2018, and now he’s working full-time on DDR6. (This year, JEDEC also honored Intel CEO Pat Gelsinger, praising him as a “strong supporter of open standards” and noting that “Intel’s historical leadership in standards development is a testament to this.”)
Vergis led the team to start research and development in 2018 and verified the concept through a prototype in 2021. Intel worked with ecological partners in the storage field to manufacture the first batch of components and donated the component specifications to JEDEC as a new open standard at the end of 2022.
The outstanding advantage of MRDIMM is its ease of use. By adopting the same connector and form factor as regular RDIMM, the small multiplexer chip can also be adapted to the empty position on the previous module, so no changes are required to the motherboard.
MRDIMMs also have the same error correction and reliability, availability and serviceability (RAS) features as RDIMMs, Vergis said, maintaining data integrity regardless of the independent multiplexed requests generated in the data buffer.
This means that for data center customers, by selecting MRDIMMs when ordering new servers, or replacing RDIMMs with MRDIMMs in rack servers, they can experience new performance without having to change any code.
Xeon 6 + MRDIMM =
MRDIMMs alone are not enough, the industry also needs a CPU that can bring out the performance of MRDIMMs. The Intel Xeon 6-core processor (codenamed Granite Rapids) launched this year is the first processor in the industry to support MRDIMM technology.
Recent media testing compared two identically configured Xeon 6 systems, using MRDIMMs and RDIMMs. The results showed that the system using MRDIMMs completed 33% faster than the system using RDIMMs.
Jaiswal说,“MRDIMM带来的带宽提升,非常适用于小语言模型、传统深度学习和推荐系统这类 AI 工作负载,它可以在至强平台上轻松运行,并提供显著的性能提升。”
Some leading storage vendors have already launched MRDIMMs, and more will release their products in due course. Some research institutions are also actively adopting Xeon 6-core processors that support MRDIMM technology.
Jaiswal said, "It is the strong ecosystem of OEMs and memory providers that gives Intel the opportunity to gain first-mover advantage in this technology."
Notes:
Performance varies based on use, configuration, and other factors.
Previous article:Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
Next article:最后一页
Recommended ReadingLatest update time:2024-11-17 10:49
- Popular Resources
- Popular amplifiers
- New breakthrough! Ultra-fast memory accelerates Intel Xeon 6-core processors
- Consolidating vRAN sites onto a single server helps operators reduce total cost of ownership
- Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
- Three steps to govern hybrid multicloud environments
- Microchip Accelerates Real-Time Edge AI Deployment with NVIDIA Holoscan Platform
- Keysight Technologies FieldFox handheld analyzer with VDI spread spectrum module to achieve millimeter wave analysis function
- Qualcomm launches its first RISC-V architecture programmable connectivity module QCC74xM, supporting Wi-Fi 6 and other protocols
- Microchip Launches Broadest Portfolio of IGBT 7 Power Devices Designed for Sustainable Development, E-Mobility and Data Center Applications
- Infineon Technologies Launches New High-Performance Microcontroller AURIX™ TC4Dx
- Innolux's intelligent steer-by-wire solution makes cars smarter and safer
- 8051 MCU - Parity Check
- How to efficiently balance the sensitivity of tactile sensing interfaces
- What should I do if the servo motor shakes? What causes the servo motor to shake quickly?
- 【Brushless Motor】Analysis of three-phase BLDC motor and sharing of two popular development boards
- Midea Industrial Technology's subsidiaries Clou Electronics and Hekang New Energy jointly appeared at the Munich Battery Energy Storage Exhibition and Solar Energy Exhibition
- Guoxin Sichen | Application of ferroelectric memory PB85RS2MC in power battery management, with a capacity of 2M
- Analysis of common faults of frequency converter
- In a head-on competition with Qualcomm, what kind of cockpit products has Intel come up with?
- Dalian Rongke's all-vanadium liquid flow battery energy storage equipment industrialization project has entered the sprint stage before production
- New breakthrough! Ultra-fast memory accelerates Intel Xeon 6-core processors
- New breakthrough! Ultra-fast memory accelerates Intel Xeon 6-core processors
- Consolidating vRAN sites onto a single server helps operators reduce total cost of ownership
- Consolidating vRAN sites onto a single server helps operators reduce total cost of ownership
- Allegro MicroSystems Introduces Advanced Magnetic and Inductive Position Sensing Solutions at Electronica 2024
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- MSP430 ADC acquisition filter
- 【GD32E231 DIY】USART0 uses DMA to send and receive, without using CPU
- Soil moisture measurement circuit diagram
- [2022 Digi-Key Innovation Design Competition] Material Unboxing - ESP32-S2 and ESP32-S3
- [AT-START-F425 Review] USB to CAN VI Complete Dynamic Settings for Transceiver
- [CC1352P Review] BLE Program Framework
- EEWORLD University ---- Robotics
- Do you engineers use Diodes (US-Taiwan) discrete components?
- STM32F030 serial port LL library interrupt reception problem
- EEWORLD University Hall----TI General Operational Amplifier