Home > Basic Circuits >Digital Circuits > Pulse frequency multiplier composed of gate circuit (CD4011)

Pulse frequency multiplier composed of gate circuit (CD4011)

Source: InternetPublisher:公子李 Keywords: Gate Circuit Updated: 2024/09/30

The pulse frequency multiplier is composed of two gates in the NAND gate CD4011. One of the gates is used to form an inverter to invert the falling edge of the input pulse, so that the circuit outputs a pulse under the action of the rising edge and falling edge of the input pulse. In this way , the purpose of doubling the frequency of the circuit is achieved. The circuit composition is shown in the figure.

Pulse frequency multiplier composed of gate circuit (CD4011)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号