Odd-frequency counter with symmetrical output waveform (μL9020)
Source: InternetPublisher:赔钱虎 Keywords: counter Updated: 2024/10/12
As shown in the figure, the frequency divider circuit can be triggered for sine waves, square waves or positive pulses as long as the peak value reaches between 0.5 and 5V. The operating frequency of the circuit can reach 40MHz. The input signal of the frequency divider drives the J-K trigger through the limiting amplifier Q1 and finally outputs through the buffer Q2. The transistor Q1 is to provide an appropriate trigger level for the first stage of frequency division. When driven at a high level, the capacitor C1 can play a current limiting role. If the driving level is low, the capacity of C1 can be increased to increase the triggering ability. The output stage Q2 can prevent the frequency divider from being affected by the capacitive load.
- Analysis of the working principle of CMOS/CCD image sensor
- What is the difference between CPLD and FPGA?
- How does RCCB work?
- Build a musical fountain using Arduino and sound sensor
- Tutorial on building a NOT gate using BJT transistors
- Homemade air conditioner outdoor unit shutdown indicator
- Frequency divider that converts 50Hz or 60Hz frequency into 1/60 frequency (CD4040)
- Presettable 8-bit counter circuit
- Rectangular Pulse Frequency Doubler
- Method for obtaining second reference signal using CMOS pointer-type quartz electronic clock integrated circuit
- traffic light circuit
- Fish tank intermittent oxygenation timer circuit
- Revolution or pitch counting circuit
- Adjustable precision stepper motor control circuit
- Simple long delay timer circuit
- Light intensity detection circuit diagram using counter
- High voltage Geiger counter power circuit
- CNC machine tool conversion counter and decoding circuit
- High Voltage Geiger Counter Power Supply
- Cycle counter display