Home > Basic Circuits > 555 power-on delay output low level circuit

555 power-on delay output low level circuit

Source: InternetPublisher:同住地球村 Keywords: BSP components Updated: 2021/07/20

2.555 output low<strong>level</strong><strong>circuit</strong> during power-on delay.gif

(1) Introduction to circuit principle The circuit is shown in Figure 3-2. When
  the circuit is connected to the power supply, because the capacitor Cl has no time to charge, the ② and
  @ pins of the 555 are at low level, and the ③ pin outputs a power meter. As the capacitor Cl
  charges , the potential of pins ② and ⑥ of 555 begins to rise. When the potential of pin ② rises to
  V(z, the circuit flips, and the output terminal U{) changes from high level to
  low level and remains there. Go down. Delay time tw -1. iRc. This kind of
  circuit is mostly used to control the partial circuit of the whole machine circuit to
  disconnect the power supply and stop working after a certain period of time after starting the machine.
    (2) Component parameter selection The selection of components
  is shown in Figure 3-2 , and there are no special requirements.
    (3) The 555 power-on delay output high-level circuit is shown in Figure 3-2. shown


EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号