• You can log in to your eeworld account to continue watching:
  • SDK Bare Metal Development - Using Batch Processing to Create a Vitis Project
  • Login
  • Duration:3 minutes and 35 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

Why can't the external interrupt 0 of the STC15W204S microcontroller be entered? Can the serial port interrupt send data?
#include "config.h"#include "delay.h"#include "uart.h"unsigned int INT0_cnt=0, INT1_cnt=0; //Count variablesbit key=P5^5 for test;/************* Function description***********************************
bbxyliyang01 MCU
TMS320C54x DSP CPU and peripherals (I)
Chapter 1Overview1 Bus structure The C54x includes eight 16 -bit wide buses: lAprogram bus ( PB ) lThreedata buses ( CB , DB , EB ) lFour address buses ( PAB , CAB , DAB , EAB )2CPUs The CPU structure
andychu DSP and ARM Processors
Synopsys' latest IP resource recommendations - artificial intelligence, automotive, and high-performance computing
The IP resources shared by Synopsys in this issue include the latest technical solutions and cutting-edge technology interpretations in three major industries.AI AI+ML, let chip verification end this
arui1999 Integrated technical exchanges
AD PCB ad cannot be selected after copper coating, it is not a problem of which layer
I can't select the copper part after the ad is covered. I created it on the top layer and immediately selected it. I tried it on other layers, but they can't be selected after they are created. I can
示范法 PCB Design
About fatalerror in Modelsim simulation
ISE feels pretty good. Modelsim just prompts this. Is there any brother who can teach me?
li617296559 FPGA/CPLD
100% winning, EE New Year benefits!
[size=3]During this year, I believe you have participated in many wonderful activities organized by EEWORLD! I heard that some netizens have won so many awards, while others have never received any pr
eric_wang Talking

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号