• You can log in to your eeworld account to continue watching:
  • SDK Bare Metal Development - AXI DMA Data Loop-through Vitis Project
  • Login
  • Duration:23 minutes and 34 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

Toshiba Photo Relay TLP3547 Review
I'm grateful for the experimental board. Let's do a simple evaluation first. Due to limited tools, the experiment is relatively simple. Please understand. [img]data:image/jpeg;base64,/9j/+gAAABkAAAAZA
Xuhuanbin Toshiba Photorelays TLP3547 Review
msp430f5529 interrupt notes
Defining an interrupt service routine #pragma vector=PORT1_VECTOR //P1 port interrupt vector__interruptvoid Port_1(void) //Declare interrupt service routine, named Port_1{... //Interrupt service routi
fish001 Microcontroller MCU
Super ADSL, a helpless choice?
Recently, China Telecom has been testing its "Super ADSL" broadband using ADSL2+ technology. Compared with ADSL, Super ADSL is much faster, with a theoretical downstream rate of 24Mbps and an upstream
chouchang RF/Wirelessly
Why do transistors consume less power the longer they are used?
[size=4][color=#000000][font=宋体] Transistors in electronic system chips will gradually age over time. They will slowly become old, slow to respond, have more and more problems, and even suddenly crash
fish001 Analogue and Mixed Signal
EEWORLD University Hall----Live Replay: Renesas Electronics Secure IoT Suite provides you with secure cloud connection solutions
Live replay: Renesas Electronics Secure IoT Suite provides you with secure cloud connection solutions : https://training.eeworld.com.cn/course/4809
hi5 Integrated technical exchanges
This week's highlights
[b][font=微软雅黑][size=4][url=https://e2echina.ti.com/question_answer/dsp_arm/sitara_arm/f/25/t/113233]Sitara AM335x Series Resource Collection[/url][/size][/font][/b] [font=微软雅黑][size=4]As the customer
橙色凯 DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号