• You can log in to your eeworld account to continue watching:
  • SDK Bare Metal Development—AXI DMA AD9708 Signal Generator Vivado Project
  • Login
  • Duration:23 minutes and 17 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

PCB board immersion gold and gold finger
First of all, let's introduce what is immersion gold? The copper on the circuit board is mainly red copper. The copper solder joints are easily oxidized in the air, which will cause poor conductivity,
程美眉 PCB Design
PCB multilayer board panel
Dear experts, please teach me the PCB multilayer board tutorial, using AD15
刘木木 PCB Design
How far has the domestic motor driver chip developed?
I am a layman, and my recent investment project involves driver chips. I would like to ask the experts what the current domestic situation of this industry is, how difficult it is to design smart moto
dmbg Motor Drive Control(Motor Control)
Two circuits for modeling the behavior of a two-input AND gate
Behavioral modeling sequential logic circuit:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge
zxopenljx FPGA/CPLD
BOOST burns out the driver chip
I made a BOOST circuit, which charges a 24V battery after boosting. The PWM signal is given by the microcontroller. The problem now is that after the circuit runs normally, it can charge the battery,
jishuaihu Power technology
Last two days! Application channel for GigaDevice GD32307E-START and GD32450I-EVAL evaluation will be closed soon, hurry up and get on board
GD32307E-STARTApply for free evaluation GigaDevice GD32307E-START Development Board Recommendation GigaDevice GD32307E-START Development Board is equipped with GD32 ARM Cortex-M4 microcontroller mains
okhxyyo Domestic Chip Exchange

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号