• Duration:26 minutes and 39 seconds
  • Date:2018/08/08
  • Uploader:老白菜
Introduction
keywords: FPGA VHDL EDA Verilog
Integrated circuits are one of the essential components of modern electronic systems. The design process of digital integrated circuits includes front-end design and back-end design. In the front-end design stage, on the basis of completing the digital system architecture and algorithm design, the main design is Register Transfer Level (RTL) code, and logic synthesis generates a gate-level netlist; the back-end design includes layout planning, standards Brick unit placement and routing, layout generation and inspection, etc.
This course introduces the IC design process and design methods, basic knowledge of VHDL and Verilog languages, simulation tools, basic concepts of synthesis and tool usage.
Unfold ↓

You Might Like

Recommended Posts

【Beetle ESP32-C3】GNSS test
Today I tested the GNSS function on Beetle ESP32-C3. The GNSS is VK2828, Beidou + GPS dual-mode, and the positioning speed is relatively fast.The power supply of GNSS is directly from 3.3V on Beetle E
dcexpert RF/Wirelessly
Analyze the cause of tms320c6455 burning
Develop a DSP board, containing two TMS320C6455 chips and a Xilinx FPGA XC5VLX85-FF668. The peripherals include(1) IO expansion chip MAX6957, 5V, connected to FPGA through 74LVC16T245; (2) UART, RS-42
fish001 Microcontroller MCU
Beacon navigation sound positioning and recognition - microphone array
1. Purpose The microphone array is arranged in an array to focus on picking up the sound signal in the space, so that the picked up sound is enhanced and the effect of long-distance sound pickup is ac
bqgup Innovation Lab
An experienced person explains Shannon's theorem, Nyquist's theorem, coding and modulation
Engineers will consider a question: how much data can be transmitted on the channel, or what is the maximum transmission rate on a specified channel. This is the question of channel capacity. For exam
ohahaha RF/Wirelessly
Suggested angles for disassembling products (for reference by netizens who participate in disassembly activities in the community)
*This disassembly suggestion is for reference by participants of EEWorld community disassembly activities. If you have any questions or suggestions, please leave a message~ *Release date: November 24,
EEWORLD社区 Making friends through disassembly
SoC chip debugging experience
Before introducing the bug, let me continue to explain the tips that are often used in debugging in wave. 1. Highlight the signal in Wave Select the signal in the Wave (left click once), press the let
Jacktang DSP and ARM Processors

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号