Picocom uses Andes RISC-V core to design O-RAN SoC

Publisher:EEWorld资讯Latest update time:2020-08-10 Source: EEWORLDKeywords:Picocom  Andes  RISC-V Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Picocom has selected the AndesCore N25F RISC-V 32-bit core for its upcoming 5G small cell distributed unit (DU) system-on-chip (SoC).


Picocom is a 5G O-RAN baseband semiconductor company with extensive experience in the small cell sector.


Andes Technology is a leading supplier of high-performance, low-power compact 32/64-bit RISC-V CPU cores and a founding member of the RISC-V Alliance.


Picocom is advocating for an “open RAN” (5G Radio Access Network (RAN)), which would open up the supply chain to enable new suppliers to enter the market and compete.


With Andes high-performance cores, Picocom’s DU offload SoCs will provide the required flexibility, efficiency and performance to meet the challenges posed by 5G small cells.


“The Andes N25F 32-bit RISC-V core is small, but powerful,” said Peter Claydon, president of Picocom. “Due to its compact size, Picocom can use 32 of them in two clusters to provide flexible processing power for packet throughput at up to 25 Gbps line rate. Using a cluster of small RISC-Vs is more efficient than using a small number of larger cores. This clustered RISC-V approach allows us to retain maximum flexibility for future 5G NR standard changes while providing outstanding performance in very demanding applications.”


The RISC-V core N25F is a proven excellent solution for high-speed control tasks and floating-point intensive applications. We are glad that Picocom recognizes the advantages of N25F and leverages dozens of N25Fs in a cluster, along with the integrated AE350 platform to design its advanced 5G small cell SoCs.” said Dr. Hongmeng Su, CTO and Executive Vice President of Andes. “This proves once again that Andes’ RISC-V solution is ideal for meeting the demanding requirements of high-speed protocol control and provides outstanding performance for applications such as storage, networking and wireless communications.”


Claydon explained Picocom’s role in O-RAN: “Ericsson, Nokia and Huawei all have their own ASICs, which are expensive. Picocom is an O-RAN supporter of open architecture SoCs, which can allow more players to enter this market.”


Asked if there would be a difference in 5G performance between the big three networks and O-RAN networks, Claydon acknowledged that it would take some time for some of the O-RAN infrastructure vendors to reach the level of sophistication of equipment from Ericsson, Huawei and Nokia, but added: “The performance of a microcell isn’t going to be that much different.”


Keywords:Picocom  Andes  RISC-V Reference address:Picocom uses Andes RISC-V core to design O-RAN SoC

Previous article:Keysight is the first to pass 5G USIM protocol conformance test scenario verification
Next article:5G full coverage is expected to have more than 5 million base stations, and ceramic filters have an opportunity

Recommended ReadingLatest update time:2024-11-16 13:31

Alibaba Cloud: FeiTian operating system is fully compatible with X86, ARM, and RISC-V
At the 2021 Alibaba Cloud Summit, Zhang Jianfeng, President of Alibaba Cloud Intelligence, announced that the FeiTian operating system is becoming fully compatible with multiple chip architectures such as X86, ARM, and RISC-V, achieving "one cloud, multiple cores". Zhang Jianfeng said that in the traditional IT era,
[Embedded]
Alibaba Cloud: FeiTian operating system is fully compatible with X86, ARM, and RISC-V
Is RISC-V the best choice for aerospace-grade chips?
At the heart of every successful space mission is a complex and powerful computer system. In the 1960s, relatively basic computing systems took humans to the moon. More recently, the Parker Probe reached the scorching outskirts of our sun, and the Voyager probes left our solar system entirely. Of course, with each
[Semiconductor design/manufacturing]
RISC-V, the third largest CPU architecture to replace x86 and ARM, is not qualified: at least not in terms of high performance.
Among the current main CPU instruction systems, x86 dominates the desktop and data center fields, ARM is the king of mobile chips, and the open and open source RISC-V has developed rapidly and has become the third largest CPU system. Since it is not subject to blockade restrictions, RISC-V has also been popular with
[Embedded]
Allwinner Technology CTO Ding Ran: Video and AI markets are booming, and the RISC-V ecosystem requires the industry to work together
Ding Ran, CTO of Allwinner Technology More than 80% of the information humans acquire and exchange comes from video images. As visual perception plays an increasingly important role in learning, work, and various knowledge inheritance, the prospects for the application of video technology are becoming increa
[Embedded]
Allwinner Technology CTO Ding Ran: Video and AI markets are booming, and the RISC-V ecosystem requires the industry to work together
Renesas Electronics and SiFive Collaborate on Next-Generation High-End RISC-V Solutions for Automotive Applications
On April 21, Renesas Electronics, a major supplier of semiconductor solutions, and SiFive, a supplier of RISC-V processors and silicon solutions, announced a strategic partnership to jointly develop next-generation high-end RISC-V solutions for automotive applications. In this collaboration, SiFive will license its RI
[Automotive Electronics]
Renesas Electronics and SiFive Collaborate on Next-Generation High-End RISC-V Solutions for Automotive Applications
Arm or RISC-V? Here’s a way to have the best of both worlds
“Arm or RISC-V? Why not both?” ARIES Embedded has given the answer of having the best of both worlds. Recently, the company launched the "MSRZG2UL" and "MSRZFive" compatible system-in-package (SIP), which respectively use the RZ/G2UL Arm Cortex-A55/Cortex-M33 and RZ/Five AX45MP RISC-V microprocessors based on Renesa
[Embedded]
Arm or RISC-V? Here’s a way to have the best of both worlds
Intel spends 2.8 billion yuan to build a research lab to develop RISC-V-based processors
According to Tom's Hardware, this week, Intel and the Barcelona Supercomputing Center (BSC) said they will invest 400 million euros (about 2.856 billion yuan) to establish a laboratory to develop RISC-V-based processors that can be used to build zettascale supercomputers. However, the laboratory will not only focus on
[Mobile phone portable]
Latest Network Communication Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号